DLA DSCC-VID-V62 12614 REV A-2012 MICROCIRCUIT LINEAR DIFFERENCE AMPLIFIER HIGH COMMON MODE VOLTAGE MONOLITHIC SILICON.pdf

《DLA DSCC-VID-V62 12614 REV A-2012 MICROCIRCUIT LINEAR DIFFERENCE AMPLIFIER HIGH COMMON MODE VOLTAGE MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA DSCC-VID-V62 12614 REV A-2012 MICROCIRCUIT LINEAR DIFFERENCE AMPLIFIER HIGH COMMON MODE VOLTAGE MONOLITHIC SILICON.pdf（12页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add tube option under paragraph 6.3. - ro 12-08-06 C. SAFFLE Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV A A A A A A A A A A A A PAGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY RICK OFFICER DLA

2、LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Original date of drawing YY-MM-DD CHECKED BY RAJESH PITHADIA TITLE MICROCIRCUIT, LINEAR, DIFFERENCE AMPLIFIER, HIGH COMMON MODE VOLTAGE, MONOLITHIC SILICON 12-04-17 APPROVED BY CHARLES F. SAFFLE SIZE A CODE IDENT. NO. 16236 DWG NO. V62/12614 REV A PAGE 1 O

3、F 12 AMSC N/A 5962-V089-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high p

4、erformance high common mode voltage difference amplifier microcircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control numbe

5、r for identifying the item on the engineering documentation: V62/12614 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 INA149-EP High common mode voltage difference amplifier 1.2.2 Case out

6、line(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 8 MS-012-AA Plastic small surface mount 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture: Finish designator Mater

7、ial A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 3 1.3 Absolute

8、 maximum ratings. 1/ Supply voltage range (+VSto -VS) . 40 V Input voltage range (continuous) 300 V Common mode and differential, 10 seconds 500 V Maximum voltage on REFA and REFB -VS 0.3 V to +VS+ 0.3 V Input current on any input pin . 10 mA 2/ Output short circuit duration . Indefinite Junction te

9、mperature range (TJ) +150C Storage temperature range (TSTG) -65C to +150C Electrostatic discharge (ESD) rating: Human body model (HBM) . 1500 V Charged device model (CDM) 1000 V Machine model (MM) . 100 V 1.4 Recommended operating conditions. 3/ Supply voltage range (+VSto -VS) . 15 V Operating free

10、-air temperature range (TA) . -55C to +125C 1.6 Thermal characteristics. Thermal metric Symbol Case X Unit Thermal resistance, junction-to-ambient 4/ JA110 C/W Thermal resistance, junction-to-case (top) 5/ JC(TOP)57 C/W Thermal resistance, junction-to-board 6/ JB54 C/W Characterization parameter, ju

11、nction-to-top 7/ JT11 C/W Characterization parameter, junction-to-board 8/ JB53 C/W 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond

12、those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ REFA and REFB are diode clamped to the power supply rails. Signal applied to these pins that can swing more than 0.3 V beyond

13、the supply rails should be limited to 10 mA or less. 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. 4/ The thermal resi

14、stance, junction-to-ambient under natural convection is obtained in a simulation on a JEDEC standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a. 5/ The thermal resistance, junction-to-case (top) is obtained by simulating a cold plate test on the package top. No

15、 specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88. 6/ The thermal resistance, junction-to-board is obtained by simulating in an environment with a ring cold plate fixture to control the printed circuit board (PCB) temperature, as described in

16、 JESD51-8. 7/ Characterization parameter, junction-to-top (JT) estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining JA, using a procedure described in JESD51-2a (sections 6 and 7). 8/ Characterization parameter, junction-to-board (JB

17、) estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining JA, using a procedure described in JESD51-2a (sections 6 and 7). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MA

18、RITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 4 2. APPLICABLE DOCUMENTS JEDEC Solid State Technology Association JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices EIA/JESD51-2a - Integrated Circuits Thermal Test Method Environment Conditions N

19、atural Convection (Still Air) EIA/JESD51-7 - High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages EIA/JESD51-8 - Integrated Circuits Thermal Test Method Environment Conditions Junction-to-Board (Applications for copies should be addressed to the Electronic Industries Alli

20、ance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) ANSI SEMI STANDARD G30-88 - Test Method for Junction-to-Case Thermal Resistance Measurements for Ceramic Packages (Applications for copies should be addressed to the American National Standards Institute, Semicon

21、ductor Equipment and Materials International, 1819 L Street, NW, 6 th floor, Washington, DC 20036 or online at http:/www.ansi.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers nam

22、e, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and ele

23、ctrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure

24、1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 5 TABLE I. Electrical

25、 performance characteristics. 1/ Test Symbol Conditions 2/ +VS= +15 V, -VS= -15 V unless otherwise specifiedTemperature, TADevice type Limits Unit Min Max Gain section. Initial gain VOUT= 10.0 V +25C 01 1 typical V/V Gain error VOUT= 10.0 V -55C to +125C 01 0.047 %FSR Gain versus temperature -55C to

26、 +125C 01 1.5 typical ppm/ C Nonlinearity +25C 01 0.001 %FSR Offset voltage section. Initial offset -55C to +125C 01 3500 V Initial offset versus temperature -55C to +125C 01 2.5 typical V/C Initial offset versus supply (PSRR) VS= 2 V to 18 V -55C to +125C 01 90 dB Input section. Input differential

27、impedance +25C 01 800 typical k Input common mode impedance +25C 01 200 typical k Input differential voltage range +25C 01 -13.5 13.5 V Input common mode voltage range +25C 01 -275 275 V Input common mode rejection ratio (CMRR) At dc, VCM= 275 V -55C to +125C 01 84 dB At ac, 500 Hz, VCM= 500 VPP+25C

28、 90 typical At ac, 1 kHz, VCM= 500 VPP+25C 90 typical See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 6 TABLE I. Electrical p

29、erformance characteristics Continued. 1/ Test Symbol Conditions 2/ +VS= +15 V, -VS= -15 V unless otherwise specifiedTemperature, TADevice type Limits Unit Min Max Output section. Output voltage range -55C to +125C 01 -13.5 13.5 V Output short circuit current +25C 01 25 typical mA Output capacitive l

30、oad drive No sustained oscillations +25C 01 10 typical nF Output noise voltage section. Output noise voltage 0.01 Hz to 10 Hz +25C 01 20 typical VPP10 kHz 550 typical nV / Hz Dynamic response section. Small signal bandwidth SSBW +25C 01 500 typical kHz Slew rate SR VOUT= 10 V step -55C to +125C 01 1

31、.7 V/s Full power bandwidth FPBW VOUT= 20 VPP+25C 01 32 typical kHz Settling time tS0.01 %, VOUT= 10 V step +25C 01 7 typical s Power supply section. Power supply voltage range VS+25C 01 2 18 V Quiescent current VS= 18 V, VOUT= 0 V +25C 01 950 A Quiescent current versus temperature -55C to +125C 1.1

32、 mA Temperature range section. Specified temperature range 01 -55 +125 C Operating temperature range 01 -55 +125 C Strorage temperature range 01 -65 +150 C See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MA

33、RITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 7 TABLE I. Electrical performance characteristics Continued. 1/ Test Symbol Conditions 3/ +VS= +5 V, -VS= 0 V unless otherwise specifiedTemperature, TADevice type Limits Unit Min Max Gain section. Initial gain VOUT= 1.5 V

34、 to 3.5 V +25C 01 1 typical V/V Gain error VOUT= 1.5 V to 3.5 V +25C 01 0.005 typical %FSR Gain versus temperature -55C to +125C 01 1.5 typical ppm/ C Nonlinearity +25C 01 0.0005 typical %FSR Offset voltage section. Initial offset +25C 01 350 typical V Initial offset versus temperature -55C to +125C

35、 01 3 typical V/C Initial offset versus supply (PSRR) VS= 4 V to 5 V +25C 01 120 typical dB Input section. Input differential impedance +25C 01 800 typical k Input common mode impedance +25C 01 200 typical k Input common mode voltage range +25C 01 -20 25 V Input common mode rejection ratio (CMRR) At

36、 dc, VCM= -20 V to 25 V +25C 01 100 typical dB At dc, versus temperature -55C to +125C 100 typical At ac, 500 Hz, VCM= 49 VPP+25C 100 typical At ac, 1 kHz, VCM= 49 VPP+25C 90 typical See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license f

37、rom IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 8 TABLE I. Electrical performance characteristics Continued. 1/ Test Symbol Conditions 3/ +VS= +5 V, -VS= 0 V unless otherwise specifiedTemperature, TADevice type Limits Unit Min Max Output sect

38、ion. Output voltage range +25C 01 1.7 3.4 V Output short circuit current +25C 01 15 typical mA Output capacitive load drive No sustained oscillations +25C 01 10 typical nF Output noise voltage section. Output noise voltage 0.01 Hz to 10 Hz +25C 01 20 typical VPP 10 kHz 550 typical nV/ Hz Dynamic res

39、ponse section. Small signal bandwidth SSBW +25C 01 500 typical kHz Slew rate SR VOUT= 2 V step +25C 01 5 typical V/s Full power bandwidth FPBW VOUT= 2 VPP+25C 01 32 typical kHz Settling time tS0.01 %, VOUT= 2 V step +25C 01 7 typical s Power supply section. Power supply voltage range VS+25C 01 5 typ

40、ical V Quiescent current VS= 5 V +25C 01 810 typical A Quiescent current versus temperature -55C to +125C 01 1 typical mA 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necess

41、arily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Unless otherwise specified, at TA= 25C, RL= 2 k connected to ground, and VCM= REFA =

42、 REFB = ground. 3/ Unless otherwise specified, at TA= 25C, RL= 2 k connected to 2.5 V, and VCM= REFA = REFB = 2.5 V. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 RE

43、V A PAGE 9 Case X FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 10 Case X Symbol Dimensions Inches Millimeters Min Max Min Max A -

44、 0.069 - 1.75 A1 0.004 0.010 0.10 0.25 b 0.012 0.020 0.31 0.51 c 0.005 0.010 0.13 0.25 D 0.189 0.197 4.80 5.00 E 0.150 0.157 3.80 4.00 E1 0.228 0.244 5.80 6.20 e 0.050 BSC 1.27 BSC L 0.016 0.050 0.40 1.27 n 8 8 NOTES: 1. Controlling dimensions are inch, millimeter dimensions are given for reference

45、only. 2. For dimension D, body length does not include mold flash, protrusion, or gate burrs. Mold flash, protrusion, or gate burrs shall not exceed 0.006 inch (0.15 mm) per end. 3. For dimension E, body width does not include interlead flash. Interlead flash shall not exceed 0.017 inch (0.43 mm) pe

46、r side. 4. Falls within reference to JEDEC MS-012-AA. FIGURE 1. Case outline - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12614 REV A PAGE 11 Device type 01

47、Case outline X Terminal number Terminal symbol Description 1 REFB Reference input B. 2 -INPUT Inverting input. 3 +INPUT Noninverting input. 4 -VSNegative supply voltage. 5 REFA Reference input A. 6 VOUTOutput. 7 +VSPositive supply voltage. 8 NC No connection. FIGURE 2. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO.