DLA DSCC-VID-V62 03601 REV A-2009 MICROCIRCUIT DIGITAL ADVANCED CMOS 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS TTL COMPATIBLE MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 03601 REV A-2009 MICROCIRCUIT DIGITAL ADVANCED CMOS 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS TTL COMPATIBLE MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 03601 REV A-2009 MICROCIRCUIT DIGITAL ADVANCED CMOS 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS TTL COMPATIBLE MONOLITHIC SILICON.pdf(10页珍藏版)》请在麦多课文档分享上搜索。
1、REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate paragraphs to current requirements. - PHN 09-02-04 Charles F. Saffle Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV A A A A A A A A A A REV STATUS OF PAGES PAGE 1 2 3 4 5 6 7 8 9 10 PMIC N/A PREPARED BY P
2、hu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY MM DD CHECKED BY Phu H. Nguyen 02-11-05 APPROVED BY Thomas M. Hess TITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON SIZE A
3、 CODE IDENT. NO. 16236 DWG NO. V62/03601 REV A PAGE 1 OF 10 AMSC N/A 5962-V28-09 .Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 2 1. SCOPE 1.1 S
4、cope. This drawing documents the general requirements of a high performance 16-bit bus transceiver with three-state outputs, with an operating temperature range of -40C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor it
5、em drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/03601 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device Type Generic Circuit function 01 SN74ACT16245Q-EP
6、 16-Bit Bus Transceiver with three-state outputs 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline Letter Number of pins JEDEC PUB 95 Package style X 48 JEDEC MO-118 Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes a
7、s provided by the device manufacturer: Finish designator Material: A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings 1/ Supply voltage range (VCC) -0.5 V to 7 V Input voltage range (VI) -0.5 V to VCC+0.5 V 2/ Output voltage range (
8、VO) -0.5 V to VCC+0.5 V 2/ Input clamp current (IIK) (VIVCC) 20 mA Output clamp current (IOK) (VIVCC) 24 mA Continuous output current (IO) (VO= 0 V to VCC) 24 mA Continuous current through VCCor GND 260 mA Maximum power dissipation at TA= 55oC (in still air) 1.2 W 3/ Storage temperature range, Tstg-
9、65oC to 150oC _ 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not imp
10、lied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output voltage ratings may be exceeded if the input and output ratings are observed. 3/ The maximum package power dissipation is calculated using a junction temperature of 150oC a
11、nd a broad trace length of 750 mils. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 3 1.4 Recommended operating conditions 4/ 5/ Supply voltage r
12、ange (VCC). +4.5 V to +5.5 V 6/ Input voltage range (VIN) . +0.0 V to VCCOutput voltage range (VOUT). +0.0 V to VCCMinimum high-level input voltage (VIH) 2.0 V Maximum low level input voltage (VIL) . 0.8 V Maximum high level output current (IOH) . -16 mA Maximum low level output current (IOL) . 16 m
13、A Input transition rise or fall rate (t/v) . 0 to 10 ns/V Ambient operating temperature (TA) . -40oC to 125oC 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilso
14、n Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code or logo B. Pin 1 identifier C. ESDS identifica
15、tion (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3,
16、 1.4 and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline(s). The case outline (s) shall be as shown in 1.2.2 and figure 1. 3.5.2 Block diagram. The block diagram shall be as
17、shown in figure 2. 3.5.3 Terminal connections. The terminal connections shall be as shown in figure 3. 3.5.4 Timing waveforms. The timing waveforms shall be as shown in figure 4. _ 4/ Unused inputs should be tied to VCCthrough a pullup resistor of approximately 5 k or greater to keep them from float
18、ing. Refer to the device manufacturers application report. 5/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. 6/ All VCCand
19、 GND pins must be connected to the proper-voltage power supply. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 4 TABLE I. Electrical performance
20、characteristics. 1/ Test Symbol Test conditions unless otherwise specified VCCTA at Device type Limits Unit Min Max25C 4.40 4.5 V -40C to +125C 4.40 25C 5.40 IOH= -50 A 5.5 V -40C to +125C 5.40 25C 3.94 4.5 V -40C to +125C 3.94 25C 4.94 IOH= -16 mA 5.5 V -40C to +125C 4.94 High level output voltage
21、VOHIOH= -24 mA 2/ 5.5 V -40C to +125C 3.85 V 25C 0.10 4.5 V -40C to +125C 0.10 25C 0.10 IOL= 50 A 5.5 V -40C to +125C 0.10 25C 0.36 4.5 V -40C to +125C 0.50 25C 0.36 IOL= 16 mA 5.5 V -40C to +125C 0.50 Low level output voltage IOL= 24 mA 2/ 5.5 V -40C to +125C 0.50 V 25C 0.10 Input current (Control
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV6203601REVA2009MICROCIRCUITDIGITALADVANCEDCMOS16BITBUSTRANSCEIVERWITHTHREESTATEOUTPUTSTTLCOMPATIBLEMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689048.html