DLA SMD-5962-84073 REV H-2012 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS HEX D-TYPE FLIP-FLOP WITH CLEAR MONOLITHIC SILICON.pdf
《DLA SMD-5962-84073 REV H-2012 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS HEX D-TYPE FLIP-FLOP WITH CLEAR MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA SMD-5962-84073 REV H-2012 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS HEX D-TYPE FLIP-FLOP WITH CLEAR MONOLITHIC SILICON.pdf(16页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED D Technical changes in 1.4 and table I. Editorial changes throughout. 91-10-30 M. A. Frye E Update boilerplate to MIL-PRF-38535 requirements. - CFS 01-12-11 Thomas M. Hess F Made change to paragraph 3.5. Update boilerplate to MIL-PRF-38535 requirem
2、ents. LTG 05-03-18 Thomas M. Hess G Change boilerplate to add device class V criteria. jak 06-10-26 Thomas M. Hess H Update test condition of high and low level voltage to table I. Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG 12-03-22 Thomas M. Hess Current CAGE Cod
3、e is 67268 REV SHEET REV H SHEET 15 REV STATUS REV H H H H H H H H H H H H H H OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY David W. Queenan DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILA
4、BLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY D. A. DiCenzo APPROVED BY N. A. Hauck MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, HEX D-TYPE FLIP-FLOP WITH CLEAR, MONOLITHIC SILICON DRAWING APPROVAL DATE 84-10-17 REVISION LEVEL H SIZE A CAGE CODE 14933 84073
5、SHEET 1 OF 15 DSCC FORM 2233 APR 97 5962-E200-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 84073 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Sc
6、ope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice
7、 of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following examples. For device classes M and Q: 84073 01 E A Drawing number Device type (see 1.2.2) Case outline (see 1.2.4) Lead finish (see 1.2.5) For device class V: 5962 - 84073 01 V E A Fe
8、deral stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Device class designator Case outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are
9、marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit function as f
10、ollows: Device type Generic number Circuit function 01 54HC174 Hex D-type flip-flop with clear 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original is
11、suance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device. Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance
12、 with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outlines are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual-in-line F GDFP2-F16 or CDF
13、P3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IH
14、S-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 84073 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (VCC) . -0.5 V dc to +7.0 V dc DC input voltage range (VIN) . -0.5 V dc to VCC + 0.5 V dc DC out
15、put voltage range (VOUT) -0.5 V dc to VCC + 0.5 V dc Clamp diode current 20 mA DC output current (per pin) . 25 mA DC VCCor GND current 50 mA Storage temperature range (TSTG) -65C to +150C Maximum power dissipation (PD) 500 mW 4/ Lead temperature (soldering, 10 seconds) . +260C Thermal resistance, j
16、unction-to-case (JC) See MIL-STD-1835 Junction temperature (TJ) . +175C 1.4 Recommended operating conditions. 2/ 3/ Supply voltage range (VCC) . +2.0 V dc to +6.0 V dc Input voltage range (VIN) . 0.0 V to VCCOutput voltage range (VOUT) 0.0 V to VCCCase operating temperature range (TC) -55C to +125C
17、Maximum operating frequency (fMAX): TC= +25C VCC= 2.0 V dc 5.4 MHz VCC= 4.5 V dc 27 MHz VCC= 6.0 V dc 32 MHz TC= -55C, +125C VCC= 2.0 V dc 3.6 MHz VCC= 4.5 V dc 18 MHz VCC= 6.0 V dc 21 MHz Minimum removal time, clear to clock (tREM): TC= +25C VCC= 2.0 V dc 100 ns VCC= 4.5 V dc 20 ns VCC= 6.0 V dc 17
18、 ns TC= -55C, +125C VCC= 2.0 V dc 150 ns VCC= 4.5 V dc 30 ns VCC= 6.0 V dc 26 ns Minimum setup time, data to clock (ts): TC= +25C VCC= 2.0 V dc 100 ns VCC= 4.5 V dc 20 ns VCC= 6.0 V dc 17 ns TC= -55C, +125C VCC= 2.0 V dc 150 ns VCC= 4.5 V dc 30 ns VCC= 6.0 V dc 26 ns _ 1/ Stresses above the absolute
19、 maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Unless otherwise specified, all voltages are referenced to ground. 3/ The limits for the parameters specified herein shall apply over the full specifi
20、ed VCCrange and case temperature range of -55C to +125C. 4/ For TC= +100C to +125C, derate linearly at 12 mW/C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 84073 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990
21、 REVISION LEVEL H SHEET 4 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions Continued. 2/ 3/ Minimum hold time, clock to data (th): TC= +25C VCC= 2.0 V dc 25 ns VCC= 4.5 V dc 5 ns VCC= 6.0 V dc 5 ns TC= -55C, +125C VCC= 2.0 V dc 40 ns VCC= 4.5 V dc 8 ns VCC= 6.0 V dc 7 ns Minimum pulse widt
22、h, clock (tw1): TC= +25C VCC= 2.0 V dc 90 ns VCC= 4.5 V dc 18 ns VCC= 6.0 V dc 15 ns TC= -55C, +125C VCC= 2.0 V dc 135 ns VCC= 4.5 V dc 27 ns VCC= 6.0 V dc 23 ns Minimum pulse width, clear (tw2): TC= +25C VCC= 2.0 V dc 80 ns VCC= 4.5 V dc 16 ns VCC= 6.0 V dc 14 ns TC= -55C, +125C VCC= 2.0 V dc 120 n
23、s VCC= 4.5 V dc 24 ns VCC= 6.0 V dc 20 ns Maximum input rise and fall time (tr, tf): TC= +25C VCC= 2.0 V dc 1000 ns VCC= 4.5 V dc 500 ns VCC= 6.0 V dc 400 ns TC= -55C, +125C VCC= 2.0 V dc 1000 ns VCC= 4.5 V dc 500 ns VCC= 6.0 V dc 400 ns 2/ Unless otherwise specified, all voltages are referenced to
24、ground. 3/ The limits for the parameters specified herein shall apply over the full specified VCCrange and case temperature range of -55C to +125C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 84073 DLA LAND AN
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLASMD596284073REVH2012MICROCIRCUITDIGITALHIGHSPEEDCMOSHEXDTYPEFLIPFLOPWITHCLEARMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-698723.html