DLA DSCC-VID-V62 03629 REV B-2011 MICROCIRCUIT DIGITAL-LINEAR TRIPLE PROCESSOR SUPERVISORY CIRCUIT MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 03629 REV B-2011 MICROCIRCUIT DIGITAL-LINEAR TRIPLE PROCESSOR SUPERVISORY CIRCUIT MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 03629 REV B-2011 MICROCIRCUIT DIGITAL-LINEAR TRIPLE PROCESSOR SUPERVISORY CIRCUIT MONOLITHIC SILICON.pdf(15页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add device type 02 and case outline Y. Make changes to 1.2.1, Table I, figure 1, figure 2, and 6.3. - ro 06-01-18 R. MONNIN B Add footnote 1/ to section 1.2.2 and footnote 3/ to section 6.3. Update boilerplate paragraphs to current requirements. - PHN 11-12
2、-21 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV B B B B B B B B B B B B B B B PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1
3、5 PMIC N/A PREPARED BY RICK OFFICER DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY-MM-DD CHECKED BY TOM HESS TITLE MICROCIRCUIT, DIGITAL-LINEAR, TRIPLE PROCESSOR SUPERVISORY CIRCUIT, MONOLITHIC SILICON 03-04-08 APPROVED BY RAYMOND MONNIN SIZE A CODE IDENT. NO. 1
4、6236 DWG NO. V62/03629 REV B PAGE 1 OF 15 AMSC N/A 5962-V014-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03629 REV B PAGE 2 1. SCOPE 1.1 Scope. This drawing
5、 documents the general requirements of a high performance triple processor supervisory microcircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes a
6、n administrative control number for identifying the item on the engineering documentation: V62/03629 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 TPS3307-18-EP Triple processor superviso
7、ry circuit 02 TPS3307-33-EP Triple processor supervisory circuit 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 8 MS-012 Plastic small outline Y 1/ 8 MO-187 Plastic small outline with thermal pad 1.2.3 Lead finishes. The
8、 lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other _ 1/ The manufacture has changed lead frames NiPdAu to NiPdAuAg and location of as
9、sembly from their Hana facility to their Shanghai facility. Product with a Lot Trace Code of 1CxxxxH and earlier is a NiPdAu frame from the Hana facility. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO
10、SIZE A CODE IDENT NO. 16236 DWG NO. V62/03629 REV B PAGE 3 1.3 Absolute maximum ratings. 2/ Supply voltage (VDD) 7 V 3/ All other pins . -0.3 V to 7 V 3/ Maximum low output current (IOL) 5 mA Maximum high output current (IOH)-5 mA Input clamp current (IIK), (VIVDD) . 20 mA Output clamp current (IOK)
11、, (VOVDD) . 20 mA Storage temperature range (TSTG) -65C to +150C 4/ Soldering temperature +260C Maximum junction temperature (TJ) . +150C Package thermal impedance (JA): Case X +126C/W 5/ Case Y +58.4C/W 5/ 1.4 Recommended operating conditions. 6/ Supply voltage range (VDD) . 2 V to 6 V Input voltag
12、e (VI) at MR and SENSE 3 pins 0 V to VDD+ 0.3 V Input voltage (VI) at SENSE 1 and SENSE 2 pins 0 V to (VDD+ 0.3 V) VIT/ 1.25 V High level input voltage (VIH) at MR 0.7 x VDDminimum Low level input voltage (VIL) at MR . 0.3 x VDDmaximum Input transition rise and fall rate (t / V) at MR 50 ns / V maxi
13、mum Operating free air temperature range (TA) -55C to +125C 2/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “
14、recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 3/ All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for morethan t = 1000 h continuously. 4/ Lo
15、ng term, high temperature storage and / or extended use at maximum recommended operating conditions may result in a reduction of overall device life. 5/ The thermal impedance, JA, for the case X package is determined for JEDEC high-K PCB (JESD51-7). The thermal impedance value for case Y package is
16、determined for Texas Instruments recommended assembly for thermal pad packages. See manufacturer briefs SLMA002 and SLMA004 for more information about utilizing the thermally enhanced package. Thermal impedance, JA, values for the cases X and Y packages using JEDEC low-K PCB (JESD51-3) are 215C/W an
17、d 296C/W, respectively. 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. Provided by IHSNot for ResaleNo reproduction or
18、networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03629 REV B PAGE 4 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to
19、the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code,
20、 or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical perfo
21、rmance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outlines. The case outlines shall be as shown in 1.2.2 and figure 1. 3.5.2 Te
22、rminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Truth table. The truth table shall be as shown in figure 3. 3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4. 3.5.5 Timing waveforms. The timing waveforms shall be as shown in figure 5. Provided by
23、IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03629 REV B PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol ConditionsTemperature, TA Device type Limits
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV6203629REVB2011MICROCIRCUITDIGITALLINEARTRIPLEPROCESSORSUPERVISORYCIRCUITMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689065.html