DLA SMD-5962-84128 REV D-2011 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS EIGHT-INPUT DATA SELECTOR MULTIPLEXER WITH ENABLE MONOLITHIC SILICON.pdf

《DLA SMD-5962-84128 REV D-2011 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS EIGHT-INPUT DATA SELECTOR MULTIPLEXER WITH ENABLE MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA SMD-5962-84128 REV D-2011 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS EIGHT-INPUT DATA SELECTOR MULTIPLEXER WITH ENABLE MONOLITHIC SILICON.pdf（12页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Convert to Military Drawing format. Add vendor CAGE 18714. 86-12-20 N. A. Hauck B Correct SMD title to describe device function. Update boilerplate to MIL-PRF-38535 requirements. - CFS 02-01-22 Thomas M. Hess C Made change to paragraph 3.5. Updat

2、e boilerplate to MIL-PRF-38535 requirements. LTG 05-03-18 Thomas M. Hess D Correct the condition input current (IO) for VOHand VOLtests in table I. Update the boilerplate to the latest requirements of MIL-PRF-38535. jak 11-07-21 Thomas M. Hess Current CAGE Code 67268 REV SHET REV SHET REV STATUS REV

3、 D D D D D D D D D D D OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY Greg A. Pitz DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https:/www.landandmaritime.dla.mil/ STANDARD MICROCIRCUIT DRAWING CHECKED BY D. A. DiCenzo THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY

4、 N. A. Hauck MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, EIGHT-INPUT DATA SELECTOR/MULTIPLEXERAND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 86-01-27 WITH ENABLE, MONOLITHIC SILICONAMSC N/A REVISION LEVEL D SIZE A CAGE CODE 14933 84128 SHEET 1 OF 11 DSCC FORM 2233 APR 97 5962-E377-11 .P

5、rovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements fo

6、r MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 84128 01 E X Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.

7、2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54HC151 Eight-input data selector/multiplexer,with enable 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descri

8、ptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual-in-line2 CQCC1-N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (VCC) . -0.5 V dc to +7.0 V dc DC

9、input voltage range (VIN) . -0.5 V dc to VCC+ 0.5 V dc DC output voltage range (VOUT) -0.5 V dc to VCC+ 0.5 V dc Clamp diode current 20 mA DC output current (per pin) . 25 mA DC VCCor GND current (per pin) 50 mA Storage temperature range (TSTG) -65C to +150C Maximum power dissipation (PD) 500 mW 4/

10、Lead temperature (soldering, 10 seconds) . +260C Thermal resistance, junction-to-case (JC) See MIL-STD-1835 Junction temperature (TJ) . +175C 1.4 Recommended operating conditions. 2/ 3/ Supply voltage range (VCC) . +2.0 V dc to +6.0 V dc Input voltage range (VIN) . 0.0 V to VCCOutput voltage range (

11、VOUT) 0.0 V to VCCCase operating temperature range (TC) -55C to +125C Input rise and fall time (tr, tf): VCC= 2.0 V dc 0 to 1000 ns VCC= 4.5 V dc 0 to 500 ns VCC= 6.0 V dc 0 to 400 ns _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the

12、maximum levels may degrade performance and affect reliability. 2/ Unless otherwise specified, all voltages are referenced to ground. 3/ The limits for the parameters specified herein shall apply over the full specified VCCrange and case temperature range of -55C to +125C. 4/ For TC= +100C to + 125C,

13、 derate linearly at 12 mW/C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 3 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Governm

14、ent specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATIO

15、N MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Mic

16、rocircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/l or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In t

17、he event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The

18、individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been g

19、ranted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to t

20、he requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design

21、, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be

22、 as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4. 3.3 Elect

23、rical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,

24、-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are des

25、cribed in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). 3.5.1 Certification/compliance mark. A complian

26、ce indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance

27、. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 and QML-38535 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufact

28、urers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change.

29、 Notification of change to DLA Land and Maritime-VA shall be required in accordance with MIL-PRF-38535, appendix A. 3.9 Verification and review. DLA Land and Maritime-VA, DLA Land and Maritime-VA s agent, and the acquiring activity retain the option to review the manufacturers facility and applicabl

30、e required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128

31、 REVISION LEVEL D SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TC+125C unless otherwise specified 1/ Group A subgroups Limits Unit Min Max High level output Voltage VOHVIN= VIHor VILVCC=2.0 V 1, 2, 3 1.9 V IOH= -20 A VCC =4.5 V 4.4 CC=6.0

32、 V 5.9 VIN= VIHor VILIOH= -4.0 mA VCC=4.5 V 3.7 IN= VIHor VILIOH= -5.2 mA VCC=6.0 V 5.2 Low level output Voltage VOLVIN= VIHor VILVCC=2.0 V 1, 2, 3 0.1 V IOL= +20 A VCC=4.5 V 0.1 VCC=6.0 V 0.1 VIN= VIHor VILIOL= +4.0 mA VCC=4.5 V 0.4 IN= VIHor VILIOL= +5.2 mA VCC=6.0 V 0.4 High level input Voltage V

33、IHVCC=2.0 V 1, 2, 3 1.5 V 2/ VCC=4.5 V 3.15 VCC=6.0 V 4.2 Low level input Voltage VILVCC=2.0 V 1, 2, 3 0.3 V 2/ VCC=4.5 V 0.9 VCC=6.0 V 1.2 Input capacitance CINVIN= 0.0 V, TC= +25C See 4.3.1c 4 10 pF Quiescent supply Current ICCVCC= 6.0 V VIN= VCCor GND 1, 2, 3 160 A Input leakage Current IINVCC= 6

34、.0 V VIN= VCCor GND 1, 2, 3 1.0 A Functional tests See 4.3.1d 7 Propagation delay time, A, B, or C tPHL1, tPLH1TC= +25C CL= 50 pF VCC=2.0 V 9 250 Ns Select input to Y or W output 3/ See figure 4 VCC=4.5 V 50 VCC=6.0 V 43 TC= -55C and +125C CL= 50 pF VCC=2.0 V 10, 11 375 See figure 4 VCC=4.5 V 75 VCC

35、=6.0 V 64 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical per

36、formance characteristics - Continued. Test Symbol Conditions -55C TC+125C unless otherwise specified 1/ Group A subgroups Limits Unit Min Max Propagation delay time, Dn data input tPHL2, tPLH2TC= +25C CL= 50 pF VCC=2.0 V 9 210 Ns to Y or W output 3/ See figure 4 VCC=4.5 V 42 VCC=6.0 V 36 TC= -55C an

37、d +125C CL= 50 pF VCC=2.0 V 10, 11 315 See figure 4 VCC=4.5 V 63 VCC=6.0 V 54 Propagation delay time, Strobe input tPHL3, tPLH3TC= +25C CL= 50 pF VCC=2.0 V 9 155 ns Gnullto Y or W output 3/ See figure 4 VCC=4.5 V 31 VCC=6.0 V 26 TC= -55C and +125C CL= 50 pF VCC=2.0 V 10, 11 235 See figure 4 VCC=4.5

38、V 47 VCC=6.0 V 40 Transition time high-to-low, tTHL, tTLHTC= +25C CL= 50 pF VCC=2.0 V 9 75 Ns low-to-high 4/ See figure 4 VCC=4.5 V 15 VCC=6.0 V 13 TC= -55C and +125C CL= 50 pF VCC=2.0 V 10, 11 110 See figure 4 VCC=4.5 V 22 VCC=6.0 V 19 1/ For a power supply of 5 V 10% the worst case output voltages

39、 (VOHand VOL) occur for HC at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst case VIHand VILoccur at VCC= 5.5 V and 4.5 V respectively. (The VIHvalue at 5.5 V is 3.85 V.) The worst case leakage current (IIN, and ICC) occur for CMOS at the higher voltage, and so t

40、he 6.0 V values should be used. 2/ VIHand VILtests are not required if applied as a forcing function for VOHand VOL. 3/ AC testing at VCC= 2.0 V and VCC= 6.0 V shall be guaranteed, if not tested, to the limits specified in table I. 4/ Transition time (tTHL, tTLH), if not tested, shall be guaranteed

41、to the specified parameters. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 7 DSCC FORM 2234 APR 97 Device type 01 Case outlines E 2 Te

42、rminal number Terminal symbol 1 D3 NC2 D2 D3 3 D1 D24 D0 D1 5 Y D06 W NC 7 GnullY 8 GND W 9 C Gnull10 B GND 11 A NC 12 D7 C 13 D6 B 14 D5 A 15 D4 D7 16 VCCNC17 - D6 18 - D5 19 - D4 20 - VCCNC = No connection Pin description Terminal symbol Description GnullStrobe input (active low) A, B, C Select in

43、puts Dn (n = 0 to 7) Data inputs Y, W Data outputs FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 8 DSC

44、C FORM 2234 APR 97 Inputs Outputs 1/ Select Strobe GnullY W C B A X L L L L H H H H X L L H H L L H H X L H L H L H L H H L L L L L L L L L D0 D1 D2 D3 D4 D5 D6 D7 H D0nullnullnullnullD1nullnullnullnullD2nullnullnullnullD3nullnullnullnullD4nullnullnullnullD5nullnullnullnullD6nullnullnullnullD7nullnu

45、llnullnullH = High voltage level L = Low voltage level X = Irrelevant 1/ D0, D1. . .D7 = the level of the respective D input. FIGURE 2. Truth table. FIGURE 3. Logic diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWIN

46、G DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 9 DSCC FORM 2234 APR 97 NOTES: 1. CL= 50 pF minimum or equivalent (includes test jig and probe capacitance). 2. Input signal from pulse generator: VIN= 0.0 V to VCC; PRR 1MHz; ZO= 50; tr = 6.0 ns; tf= 6.0 ns; trand

47、 tfshall be measured from 0.1 VCCto 0.9 VCC and from 0.9 VCC to 0.1 VCC, respectively; duty cycle = 50 percent. 3. Timing parameters shall be tested at a minimum input frequency of 1 MHz. 4. The outputs are measured one at a time with one transition per measurement. FIGURE 4. Switching waveforms and

48、 test circuit. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 84128 REVISION LEVEL D SHEET 10 DSCC FORM 2234 APR 97 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. Screening shall be in accordance with met