DLA DSCC-VID-V62 10601-2010 MICROCIRCUIT LINEAR 16 Mbps FAIL SAFE LOW POWER RS-485 RS-422 RECEIVER MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 10601-2010 MICROCIRCUIT LINEAR 16 Mbps FAIL SAFE LOW POWER RS-485 RS-422 RECEIVER MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 10601-2010 MICROCIRCUIT LINEAR 16 Mbps FAIL SAFE LOW POWER RS-485 RS-422 RECEIVER MONOLITHIC SILICON.pdf(14页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONSLTR DESCRIPTION DATE APPROVEDPrepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY RICK OFFICER DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY-MM
2、-DD CHECKED BY RAJESH PITHADIA TITLE MICROCIRCUIT, LINEAR, 16 Mbps, FAIL SAFE, LOW POWER, RS-485/RS-422 RECEIVER, MONOLITHIC SILICON 10-03-18 APPROVED BY CHARLES F. SAFFLE SIZE A CODE IDENT. NO. 16236 DWG NO. V62/10601 REV PAGE 1 OF 14 AMSC N/A 5962-V035-10 Provided by IHSNot for ResaleNo reproducti
3、on or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/10601 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a 16 Mbps, fail safe, low power, RS-485/RS-422 receiver microcircuit,
4、 with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/10601
5、 - 01 X B Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 ISL3282 16 Mbps, fail safe, low power, RS-485/RS-422 receiver 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline le
6、tter Number of pins JEDEC PUB 95 Package style X 8 See figure 1 Thin dual flat leadless plastic package 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture: Finish designator Material A Hot solder dip B Tin-lead plateC Gold plate
7、D PalladiumE Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/10601 REV PAGE 3 1.3 Absolute maximum ratings. 1/ Supply voltage (VCC) to
8、 GND -0.3 V to 7 V Logic supply (VL) to GND . -0.3 V to (VCC+ 0.3 V) Input voltages: Receiver output enable ( RE ) . -0.3 V to 7 V Input/output voltages: Receiver inputs (A, B) -8 V to +13 V Receiver output (RO) . -0.3 V to (VL+0.3 V) Short circuit duration: Receiver output (RO) . Indefinite Maximum
9、 junction temperature (TJ) . +150C Maximum storage temperature range -65C to +150C Power dissipation (PD) with output shorted 467.5 mW Thermal resistance, junction to case (JC) . 8C/W 2/ Thermal resistance, junction to ambient (JA) 65C/W 3/ 1.4 Recommended operating conditions. 4/ Supply voltage ran
10、ge (VCC) 3.0 V to 5.5 V Operating free-air temperature range (TA) . -55C to +125C 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond th
11、ose indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ For JC, the “case temperature” location is the center of the exposed metal pad on the package underside. 3/ JAis measured in fre
12、e air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See manufacturers tech brief TB379. 4/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor mai
13、ntain no responsibility or liability for product used beyond the stated limits. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/10601 REV PAGE 4 2. APPLICABLE DOCU
14、MENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) IEC 61000-4-2 Electromagnetic Compatibility (EMC) - Part
15、 4-2: Testing and measurement techniques - Electrostatic discharge immunity test (Applications for copies should be addressed to the International Electrotechnical Commission Regional Centre for North America, 446 Main Street, 16th floor, Worcester, MA 01608 or online at http:/www.iec.ch) 3. REQUIRE
16、MENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the m
17、anufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The d
18、esign, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Truth table. The truth table shall be as shown i
19、n figure 3. 3.5.4 Data rate table. The data rate table shall be as shown in figure 4. 3.5.5 Timing waveforms and test circuits. The timing waveforms and test circuit shall be as shown in figures 5 and 6. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-
20、,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/10601 REV PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions 2/ VCC= 3.0 V to 5.5 V, VL= VCC, unless otherwise specifiedTemperature, TADevice type Limits 3/ Unit Min Max DC charact
21、eristics section Input high voltage 4/ VIH1VL= VCC, VCC 3.6 V -55C to +125C 01 2 V RE VIH2VL= VCC, VCC 5.5 V 2.4 VIH32.7 V VL 3.0 V 1.7 VIH42.3 V VL 2.7 V 1.6 VIH51.6 V VL 2.3 V 0.72 * VLVIH61.35 V VL 1.6 V 5/ +25C 0.5 * VLtypical Input low voltage 4/ VIL1VL= VCC-55C to +125C 01 0.7 V RE VIL2VL 2.7
22、V 0.7 VIL32.3 V VL 2.7 V 0.6 VIL41.6 V VL 2.3 V 0.25 * VLVIL51.35 V VL 1.6 V 5/ +25C 0.33 * VLtypical Logic input current IIN1RE = 0 V or VCC-55C to +125C 01 -15 15 A Input current (A, B) IIN2VIN= 12 V, VCC= 0 V, 3.6 V, or 5.5 V, -55C to +125C 01 125 A VIN= -7 V, VCC= 0 V, 3.6 V, or 5.5 V, -100 Rece
23、iver differential threshold voltage VTH-7 V VCM 12 V -55C to +125C 01 -200 -50 mV Receiver input hysteresis VTHVCM= 0 V 5/ +25C 01 15 typical mV See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COL
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV62106012010MICROCIRCUITLINEAR16MBPSFAILSAFELOWPOWERRS485RS422RECEIVERMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689306.html