ECA EIA-469-E-2017 Standard Test Method for Destructive Physical Analysis (DPA) of Ceramic Monolithic Capacitors.pdf
《ECA EIA-469-E-2017 Standard Test Method for Destructive Physical Analysis (DPA) of Ceramic Monolithic Capacitors.pdf》由会员分享,可在线阅读,更多相关《ECA EIA-469-E-2017 Standard Test Method for Destructive Physical Analysis (DPA) of Ceramic Monolithic Capacitors.pdf(39页珍藏版)》请在麦多课文档分享上搜索。
1、 EIA STANDARD Standard Test Method for Destructive Physical Analysis (DPA) of Ceramic Monolithic Capacitors EIA-469-E (Revision of EIA-469-D) April 2017 Electronic Components Industry Association EIA-469-E ANSI/EIA-469-E-2017 Approved: April 25, 2017NOTICE EIA Engineering Standards and Publications
2、are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Exi
3、stence of such Standards and Publications shall not in any respect preclude any member or nonmember of ECIA from manufacturing or selling products not conforming to such Standards and Publications, nor shall the existence of such Standards and Publications preclude their voluntary use by those other
4、 than ECIA members, whether the Standard is to be used either domestically or internationally. Standards and Publications are adopted by ECIA in accordance with the American National Standards Institute (ANSI) patent policy. By such action, ECIA does not assume any liability to any patent owner, nor
5、 does it assume any obligation whatever to parties adopting the Standard or Publication. This EIA Standard is considered to have International Standardization implications, but the International Electrotechnical Commission activity has not progressed to the point where a valid comparison between the
6、 EIA Standard and the IEC document can be made. This Standard does not purport to address all safety problems associated with its use or all applicable regulatory requirements. It is the responsibility of the user of this Standard to establish appropriate safety and health practices and to determine
7、 the applicability of regulatory limitations before its use. (From Standards Proposal No. 5217, formulated under the cognizance of the P-2.1 Committee on EIA National Ceramic and Dielectric Capacitors Standards). Published by Electronic Components Industry Association 2017 EIA Standards it may inclu
8、de many production lots, depending on the control document. Interface: The junction of two layers in a layered device; for example, the junction of electrode to dielectric layers or between two ceramic sheet layers. Intermetallic: A solution of two metallic elements formed during reflow or due to ce
9、rtain other conditions involving temperature and time; for example, the copper/tin intermetallic formed between a copper surface and a tin/lead solder when the solder is reflowed against the copper surface. Knitline: Generally, the bonding interface between two layers of bondable materials; these ma
10、y be the same, similar, or different materials. Specifically, in ceramic multilayer capacitors, the interface of bonding between two ceramic sheets or a ceramic sheet and metal electrode layer. Margin: The ceramic portion of a chip element which envelopes the active area. Microcrack: A very fine nar
11、row crack in the ceramic that is visible only at relatively high magnifications (generally above 150X) with the aid of indirect or dark field or polarized lighting. See Annex D, Figure D.2. Mounting: The process, during DPA, consisting of setting the sample specimens up on an adhesive surface and su
12、rrounding them with a retainer ring, ready for pouring of the mounting resin. EIA-469-E Page 4 Overlap view: The longitudinal sectional view of the capacitor, showing the overlapped electrode edges, end margins, end metallizations, and chip to lead solder joint (if applicable). This is commonly call
13、ed the side view. See Figure A.2. Pinhole: By definition, an open cavity in the ceramic cover plate, generally circular in shape and usually having appreciable depth. Production lot: A quantity of capacitors of the same design, having a common raw material origin and formulation, which was processed
14、 through the chip manufacturing sequence as a single group. NOTE More than one production lot may come from one chip lot, and procurement specifications for capacitors may require traceability all the way back to raw material lots. Pull-out: The undesirable shattering, crumbling, and removal of mate
15、rials from the specimen surface during abrasive sectioning or polishing. This is a problem particularly around voids, delaminations or other unsupported edges. Side margin: The portion of the ceramic which extends from the side of the electrodes to the outside edge of the chip element. See Figure A.
16、2. Side margin view: The sectional view of a sample unit, showing the side margins, cover plates and electrode edges. See Figure A.2. Solder fill: The bulk of solder metal which occupies the space between a capacitor lead wire and the capacitor element, which constitutes the solder joint between lea
17、d and capacitor element. Solder fillet: The externally visible portion of the solder metal which attaches the lead wire to the capacitor element and is characterized by a smooth and tapering convergence of solder metal with lead wire and capacitor element, the surface of the solder often being somew
18、hat concave. Solder wetting: The coating of a surface to be soldered with a smooth adherent film of molten solder. Stress relief cracking: Cracks generally seen in the overlap view, but also in the side margin view, associated usually with the cover plates and the outer two or three electrodes. Thes
19、e are artifacts of the sectioning process due to grinding samples without decapsulation before mounting or due to inadequate edge support. They are not defects and must not be assessed as such. Surface fracturing: Shallow, oblique cracking of ceramic between electrodes and in cover plates due to gri
20、nding stresses or chatter of the potted sample on the moving surface of the abrasive grit where the sample may alternately grab and slide. This artifact may be induced also during hand polishing operations. EIA-469-E Page 5 Surface relief: The difference in the level or height of the ground or polis
21、hed specimens between the relatively hard and softer materials. The metal portions erode faster during grinding and polishing than do the harder ceramic surfaces. Hand polishing produces considerable surface relief. Void: An absence of material, typically in the dielectric layer. A void differs from
22、 a delamination in that material is missing and therefore there is a cavity in the dielectric layer or other material. 4 Recommended procedures and methods It is important that the DPA process be repeatable and reproducible. The guidelines given here provide minimal but crucial information necessary
23、 to achieve that outcome. However, it is the responsibility of the laboratory performing the DPA to develop test methods that ensure the repeatable and reproducible results. As the part size and dielectric thickness decrease, marginal procedures in sample preparation can falsely enlarge the true siz
24、e of internal defects. Use of automated grinding and polishing equipment, although not required by this specification, is recommended due to the more consistent results obtained when using automation. There are several steps involved in the DPA process; cleaning (and decapsulation if necessary), mou
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- ECAEIA469E2017STANDARDTESTMETHODFORDESTRUCTIVEPHYSICALANALYSISDPAOFCERAMICMONOLITHICCAPACITORSPDF

链接地址:http://www.mydoc123.com/p-704374.html