DLA DSCC-VID-V62 05623 REV A-2012 MICROCIRCUIT DIGITAL DUAL 2-INPUT POSITIVE-NAND GATE MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 05623 REV A-2012 MICROCIRCUIT DIGITAL DUAL 2-INPUT POSITIVE-NAND GATE MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 05623 REV A-2012 MICROCIRCUIT DIGITAL DUAL 2-INPUT POSITIVE-NAND GATE MONOLITHIC SILICON.pdf(10页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate paragraphs to current requirements. - PHN 12-01-19 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing RE
2、V PAGE REV PAGE REV STATUS OF PAGES REV A A A A A A A A A A PAGE 1 2 3 4 5 6 7 8 9 10 PMIC N/A PREPARED BY Charles F. Saffle DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing CHECKED BY Charles F. Saffle TITLE MICROCIRCUIT, DIGITAL, DUAL 2-INPUT POSITIVE-NAND GATE, M
3、ONOLITHIC SILICON YY MM DD 05-10-19 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/05623 REV A PAGE 1 OF 10 AMSC N/A 5962-V024-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE
4、 A CODE IDENT NO. 16236 DWG NO. V62/05623 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance dual 2-input positive-NAND gate microcircuit, with an operating temperature range of -55C to +115C. 1.2 Vendor Item Drawing Administrative Control Number.
5、The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/05623 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device
6、 type(s). Device type Generic Circuit function 01 SN74LVC2G00W-EP Dual 2-input positive-NAND gate 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 8 JEDEC MO-187 Plastic small outline package 1.2.3 Lead finishes. The lead fi
7、nishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings. 1/ Supply voltage range, (VCC) . -0.5 V to +6.5 V Input volt
8、age range, (VI) . -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high impedance or power-off state, (VO) -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high or slow state, (VO) . -0.5 V to VCC+ 0.5 V 2/ 3/ Input clamp current, (IIK) (VI 0) -50 mA Output clamp current,
9、 (IOK) (VO 0) . -50 mA Continuous output current, (IO) 50 mA Continuous current through VCCor GND . 100 mA Package thermal impedance (JA) . 220C/W 4/ Storage temperature range, (TSTG) . -65C to +150C _ 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the
10、device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The inpu
11、t negative-voltage and output voltage ratings may exceeded if the input and output clamp-current ratings are observed. 3/ The value of VCCis provided in recommended operating conditions. 4/ The package thermal impedance is calculated in accordance with JESD 51-7. Provided by IHSNot for ResaleNo repr
12、oduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/05623 REV A PAGE 3 1.4 Recommended operating conditions. 5/ Supply voltage, (VCC): Operating range . +1.65 V to +5.5 V Minimum data retention only +1.5
13、 V Minimum high level input voltage, (VIH): VCC= 1.65 V to 1.95 V +0.65 x VCCVCC= 2.3 V to 2.7 V +1.7 V VCC= 3 V to 3.6 V . +2 V VCC= 4.5 V to 5.5 V +0.7 x VCCMaximum low level input voltage, (VIL): VCC= 1.65 V to 1.95 V +0.35 x VCCVCC= 2.3 V to 2.7 V +0.7 V VCC= 3 V to 3.6 V . +0.8 V VCC= 4.5 V to
14、5.5 V +0.3 x VCCInput voltage range, (VI) 0 V to 5.5 V Output voltage range, (VO) 0 V to VCCMaximum high level output current, (IOH): VCC= 1.65 V . -4 mA VCC= 2.3 V . -8 mA VCC= 3 V -16 mA VCC= 3 V . -24 mA VCC= 4.5 V . -32 mA Maximum low level output current, (IOL): VCC= 1.65 V . 4 mA VCC= 2.3 V .
15、8 mA VCC= 3 V 16 mA VCC= 3 V . 24 mA VCC= 4.5 V . 32 mA Maximum Input transition rise or fall rate (t/v): VCC= 1.8 V 0.15 V, 2.5 V 0.2 V 20 ns/V VCC= 3.3 V 0.3 V . 10 ns/V VCC= 5 V 0.5 V 5 ns/V Operating free air temperature, (TA) -55C to +115C 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY AS
16、SOCIATION (JEDEC) JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices JEDEC STD 51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Associ
17、ation, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) _ 5/ All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBU
18、S, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/05623 REV A PAGE 4 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification
19、 (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4
20、, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV6205623REVA2012MICROCIRCUITDIGITALDUAL2INPUTPOSITIVENANDGATEMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689215.html