DLA SMD-5962-95826 REV D-2010 MICROCIRCUIT DIGITAL RADIATION HARDENED CMOS NOR GATE MONOLITHIC SILICON.pdf
《DLA SMD-5962-95826 REV D-2010 MICROCIRCUIT DIGITAL RADIATION HARDENED CMOS NOR GATE MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA SMD-5962-95826 REV D-2010 MICROCIRCUIT DIGITAL RADIATION HARDENED CMOS NOR GATE MONOLITHIC SILICON.pdf(31页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R185-97. cs 97-02-24 Monica L Poelking B Changes in accordance with NOR 5962-R439-97. rc 97-08-18 Raymond Monnin C Add AC tests at VDD= 10 V and 15 V and footnote 4/ for those AC tests in table I. Update boiler
2、plate to MIL-PRF-38535 requirements. Editorial changes throughout. jak 03-11-18 Thomas M. Hess D Update radiation features in section 1.5, table IB SEP test limits, and paragraphs 4.4.4.1 4.4.4.5. Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG 10-05-14 Thomas M. Hess
3、REV SHET REV D D D D D D D D D D D D D D D SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 REV STATUS REV D D D D D D D D D D D D D D OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Joseph A. Kerby DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.m
4、il STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Thanh V. Nguyen APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, NOR GATE, MONOLITHIC SILICON DRAWING APPROVAL DATE 95-10
5、-13 REVISION LEVEL D SIZE A CAGE CODE 67268 5962-95826 SHEET 1 OF 29 DSCC FORM 2233 APR 97 5962-E278-10 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-95826 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 4321
6、8-3990 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflec
7、ted in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 R 95826 01 V X C Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)De
8、vice class designatorCase outline (see 1.2.4) Leadfinish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet t
9、he MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 4000B Radiation hardened, CMO
10、S, dual 3-input NOR gate plus inverter 02 4001B Radiation hardened, CMOS, quad 2-input NOR gate 03 4002B Radiatio hardened, CMOS, dual 4-input NOR gate 04 4025B Radiation hardened, CMOS, triple 3-input NOR gate 05 4001BN Radiatio hardened, CMOS, quad 2-input NOR gate with neutron irradiated die 06 4
11、002BN Radiation hardened, CMOS, dual 4-input NOR gate with neutron irradiated die 07 4025BN Radiation hardened, CMOS, triple 3-input NOR gate with neutron irradiated die 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:
12、Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s
13、) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style C CDIP2-T14 14 Dual-in-lineX CDFP3-F14 14 Flat pack 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device
14、 class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-95826 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ 3/ S
15、upply voltage range (VDD) -0.5 V dc to +20 V dc DC input voltage range (VIN) -0.5 V dc to VDD+ 0.5 V dc DC input current, any one input (IIN). 10 mA Device dissipation per output transistor . 100 mW Storage temperature range (TSTG) . -65C to +150C Lead temperature (soldering, 10 seconds) +265C Therm
16、al resistance, junction-to-case (JC): Case outline C . 24C/W Case outline X . 30C/W Thermal resistance, junction-to-ambient (JA): Case outline C . 74C/W Case outline X . 116C/W Junction temperature (TJ) +175C Maximum package power dissipation at TA= +125C (PD): 4/ Case outline C . 0.68 W Case outlin
17、e X . 0.43 W 1.4 Recommended operating conditions. Supply voltage range (VDD) +3.0 V dc to +18 V dc Case operating temperature range (TC) . -55C to +125C Input voltage range (VIN) +0.0 V to VDDOutput voltage range (VOUT) . +0.0 V to VDD1.5 Radiation features. Maximum total dose available (dose rate
18、= 50 - 300 rads (Si)/s) 1 x 105Rads (Si) Single event phenomenon (SEP) effective linear energy threshold (LET) no upsets (see 4.4.4.5) 75 MeV/(cm2/mg) 5/ Dose rate upset (20 ns pulse) 5 x 108 Rads(Si)/s 5/ Dose rate latch-up . 2 x 108 Rads(Si)/s 5/ Dose rate survivability . 5 x 1011Rads(Si)/s 5/ Neu
19、tron irradiated (device types 05, 06, and 07) 1 x 1014neutrons/cm21/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Unless otherwise noted, all voltages are referenced to
20、 VSS. 3/ The limits for the parameters specified herein shall apply over the full specified VDDrange and case temperature range of -55C to +125C unless otherwise noted. 4/ If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on JA) at
21、 the following rate: Case outline C . 13.5 mW/C Case outline X . 8.6 mW/C 5/ Guaranteed by design or process but not tested. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-95826 DEFENSE SUPPLY CENTER COLUMBU
22、S COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the
23、 issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface St
24、andard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the Standardization Docu
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLASMD596295826REVD2010MICROCIRCUITDIGITALRADIATIONHARDENEDCMOSNORGATEMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-700859.html