DLA SMD-5962-90746 REV C-2013 MICROCIRCUIT DIGITAL BIPOLAR CMOS OCTAL D-TYPE TRANSPARENT LATCH WITH THREE-STATE OUTPUTS TTL COMPATIBLE INPUTS MONOLITHIC SILICON.pdf

《DLA SMD-5962-90746 REV C-2013 MICROCIRCUIT DIGITAL BIPOLAR CMOS OCTAL D-TYPE TRANSPARENT LATCH WITH THREE-STATE OUTPUTS TTL COMPATIBLE INPUTS MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA SMD-5962-90746 REV C-2013 MICROCIRCUIT DIGITAL BIPOLAR CMOS OCTAL D-TYPE TRANSPARENT LATCH WITH THREE-STATE OUTPUTS TTL COMPATIBLE INPUTS MONOLITHIC SILICON.pdf（14页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R278-92. WLM 92-08-28 Monica L. Poelking B Update boilerplate to MIL-PRF-38535 requirements. Editorial changes throughout. LTG 06-10-11 Thomas M. Hess C Update boilerplate paragraphs to the current MIL-PRF-3853

2、5 requirements. - LTG 13-02-14 Thomas M. Hess REV SHEET REV SHEET REV STATUS REV C C C C C C C C C C C C C OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Marcia B. Kelleher DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRA

3、WING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Thomas J. Ricciuti APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, BIPOLAR CMOS, OCTAL D-TYPE TRANSPARENT LATCH WITH THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS, MONOLITHIC SILIC

4、ON DRAWING APPROVAL DATE 90-10-11 REVISION LEVEL C SIZE A CAGE CODE 67268 5962-90746 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E210-13 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIM

5、E COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are avail

6、able and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 - 90746 01 M R A Federal stock class designator RHA designator (see 1.2.1) Device

7、 type (see 1.2.2) Device class designator Case outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA

8、 marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54BCT37

9、3 Octal D-type transparent latch with three- state outputs, TTL compatible inputs 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requir

10、ements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designato

11、r Terminals Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line S GDFP2-F20 or CDFP3-F20 20 Flat pack 2 CQCC1-N20 20 Square chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSN

12、ot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ Supply voltage range (VCC) -0.5 V dc to +7

13、.0 V dc DC input voltage range (VIN) -0.5 V dc to +7.0 V dc Voltage applied to any output in the high state (VOUT) . -0.5 V dc to VCCVoltage applied to any output in the disabled state (VOUT) . -0.5 V dc to +5.5 V dc Current into any output in the low state . 96 mA Input clamp current (IIC) . -30 mA

14、 Storage temperature range (TSTG) . -65C to +150C Maximum power dissipation (PD) . 541 mW 2/ Lead temperature (soldering, 10 seconds) +300C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) +175C 1.4 Recommended operating conditions. Supply voltage range (VCC) +4

15、.5 V dc to +5.5 V dc Minimum high level input voltage (VIH) . 2.0 V dc Maximum low level input voltage (VIL) . 0.8 V dc Maximum high level output current (IOH) -12 mA Maximum low level output current (IOL) +48 mA Minimum setup time, data before enable C (ts) 2.0 ns Minimum hold time, data after enab

16、le C (th) 5.5 ns Minimum pulse duration, enable C high (tw). 7.5 ns Case operating temperature range (TC) . -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent sp

17、ecified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Stan

18、dard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.dla.mil/qui

19、cksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094). 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this d

20、ocument, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Must be ab

21、le to withstand the additional PDdue to the short circuit test, e.g., IOS. The PDlimit is based upon dc values. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218

22、-3990 REVISION LEVEL C SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturers Quality Management (QM) plan. The modifica

23、tion in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions.

24、 The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections.

25、 The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be a

26、s specified on figure 4. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temper

27、ature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may

28、 also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V

29、 shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device cl

30、ass M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M,

31、a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affi

32、rm that the manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MI

33、L-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devic

34、es acquired to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable

35、required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 127 (see MIL-PRF-38535, appendix A). Provided by I

36、HSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Test condit

37、ions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max High level output voltage VOHVCC= 4.5 V VIH= 2.0 V or VIL= 0.8 V IOH= -3 mA 1, 2, 3 All 2.4 V IOH= -12 mA 2.0 Low level output voltage VOLVCC= 4.5 V VIH= 2.0 V or VIL= 0.8 V IOL= +48 mA 1, 2, 3 All 0.55 V

38、 Input clamp voltage VICVCC= 4.5 V, IIN= -18 mA 1, 2, 3 All -1.2 V High level input current IIH1 VCC = 5.5 V, VIN = 5.5 V 1, 2, 3 All 0.4 mA IIH2VCC= 5.5 V, VIN= 2.7 V 20 A Low level input current IILVCC= 5.5 V, VIN= 0.5 V 1, 2, 3 All -0.6 mA Short-circuit output current 1/ IOSVCC= 5.5 V, VOUT= 0.0

39、V 1, 2, 3 All -100 -225 mA Supply current, outputs high ICCHVCC= 5.5 V 1, 2, 3 All 5 mA Supply current, outputs low ICCL60 Supply current, outputs disabled ICCZ8 Off-state output leakage current, high level voltage applied IOZHVCC= 5.5 V VOUT= 2.7 V 1, 2, 3 All 50 A Off-state output leakage current,

40、 low level voltage applied IOZL VOUT= 0.5 V -50 Functional tests 2/ See 4.4.1b 7, 8 All Propagation delay time, nD to nQ tPLH1CL= 50 pF R1 = R2 = 500 See figure 4 VCC= 5.0 V 9 All 2.0 7.7 ns VCC= 4.5 V and 5.5 V 10, 11 1.5 10.1 tPHL1VCC = 5.0 V 9 All 2.0 8.5 VCC= 4.5 V and 5.5 V 10, 11 1.0 10.3 Prop

41、agation delay time, C to nQ tPLH2VCC = 5.0 V 9 All 2.0 8.2 ns VCC= 4.5 V and 5.5 V 10, 11 2.0 10.1 tPHL2VCC = 5.0 V 9 All 2.0 7.8 VCC= 4.5 V and 5.5 V 10, 11 2.0 9.2 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STAND

42、ARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limi

43、ts Unit Min Max Propagation delay time, output enable, OC to nQ tPZHCL= 50 pF R1 = R2 = 500 See figure 4 VCC= 5.0 V 9 All 1.0 9.6 ns VCC= 4.5 V and 5.5 V 10, 11 1.0 12.3 tPZLVCC = 5.0 V 9 All 1.0 10.2 VCC= 4.5 V and 5.5 V 10, 11 1.0 12.5 Propagation delay time, output disable, OC to nQ tPHZVCC = 5.0

44、 V 9 All 1.0 6.6 ns VCC= 4.5 V and 5.5 V 10, 11 1.0 7.4 tPLZVCC = 5.0 V 9 All 1.0 6.7 VCC= 4.5 V and 5.5 V 10, 11 1.0 8.1 1/ Not more than one output should be shorted at one time and the duration of the test condition shall not exceed one second. 2/ Functional tests shall be conducted at input test

45、 conditions of 0.4 V VIL 0.8 V and 2.0 V VIH 2.4 V for VCC= 4.5 V and is repeated for VCC= 5.5 V. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION

46、 LEVEL C SHEET 7 DSCC FORM 2234 APR 97 Device type All Case outlines R, S, and 2 Terminal number Terminal symbol 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 OC 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND C 5Q 5D 6D 6Q 7Q 7D 8D 8Q VCCFIGURE 1. Terminal connections. Inputs Outputs OC ENABLE C nD nQ L H H H L H

47、 L L L L X Qo H X X Z H = High voltage level L = Low voltage level X = Irrelevant Z = High impedance state Qo = Last enabled input (D) FIGURE 2. Truth table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90

48、746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 8 DSCC FORM 2234 APR 97 FIGURE 3. Logic diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90746 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 9 DSCC FORM 2234 APR 97 FIGURE 4. Switching waveforms and test circuit. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from