DLA SMD-5962-89503 REV J-2011 MICROCIRCUIT LINEAR CMOS PRECISION TIMERS MONOLITHIC SILICON.pdf

《DLA SMD-5962-89503 REV J-2011 MICROCIRCUIT LINEAR CMOS PRECISION TIMERS MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA SMD-5962-89503 REV J-2011 MICROCIRCUIT LINEAR CMOS PRECISION TIMERS MONOLITHIC SILICON.pdf（16页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Sheet 4, Table I, trigger current; with VDD= 15 V, change maximum limit from 50 nA to 100 nA; with VDD= 18 V, change maximum limit from 50 nA to 100 nA. Sheet 5, Table I, threshold current; with VDD= 15 V, change maximum limit from 50 nA to 100 n

2、A; with VDD= 18 V, change maximum limit from 50 nA to 100 nA. Sheet 6, Table I, low level output voltage, device types 03 and 04, with VDD= 18 V, change IOL= 20 mA to IOL= 3.2 mA. Sheet 7, reset current; with VDD= 15 V, change maximum value from 50 nA to 100 nA; with VDD= 18 V, change maximum limit

3、from 50 nA to 100 nA. Sheet 8, figure 1, for device type 03, add case outline “P”. Sheet 15, paragraph 6.6, add vendor CAGE number 44720. Changes in accordance with N.O.R. 5962-R054-92. 91-11-27 M. A. FRYE B Table I, for device type 01 only, add reset voltage level test. Changes in accordance with N

4、.O.R. 5962-R063-93. 93-01-19 M. A. FRYE C Add device type 05. Add vendor CAGE 27014. Make changes to 1.3, 1.4, table I, figures 1, 3, 4, 5, and 6. 93-05-10 M. A. FRYE D Sheet 12, figure 2,device types 03, 04, and 05, for threshold voltage 2/3 (VDD); change RESET from “low” to “high”. Changes in acco

5、rdance with N.O.R. 5962-R053-94. 94-06-24 M. A. FRYE E Redrawn with changes. Technical and editorial changes throughout. 94-10-28 M. A. FRYE F Make change to ICEXtest for device type 05 as specified under table I. - ro 98-01-06 R. MONNING Make change to VOHand VOLtests for device type 05 as specifie

6、d under table I. - rrp 00-12-21 R. MONNIN H Drawing updated to reflect current requirements. - rrp 04-11-01 R. MONNIN J Update boilerplate paragraphs to current MIL-PRF-38535 requirements. - ro 11-02-15 C. SAFFLE THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. REV SHET REV J SHET 15 REV

7、STATUS REV J J J J J J J J J J J J J J OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY GARY ZAHN DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTM

8、ENT OF DEFENSE CHECKED BY CHARLES E. B ESORE APPROVED BY MICHAEL A. FRYE MICROCIRCUIT, LINEAR, CMOS, PRECISION TIMERS, MONOLITHIC SILICON DRAWING APPROVAL DATE 89-12-04 AMSC N/A REVISION LEVEL J SIZE A CAGE CODE 67268 5962-89503 SHEET 1 OF 15 DSCC FORM 2233 APR 97 5962-E158-11 Provided by IHSNot for

9、 ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 co

10、mpliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-89503 01 C A Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device

11、type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 TLC555 CMOS, precision timer, single 02 TLC556 CMOS, precision timer, dual 03 7555 CMOS, low power, precision timer, single 04 7556 CMOS, low power, precision timer, dual 05 LMC555 CM

12、OS, low voltage, precision timer, single 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line G MACY1-X8 8 Can P GDIP1-T8 or CDIP2-T8 8 Dual-in-line 2 CQCC1-

13、N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage (VDD): Device types 01-04 18 V dc Device type 05 . 15 V dc Input voltage range . -0.3 V to VDD(+0.3 V) Output sink current: Device types 0

14、1 and 02 . 150 mA Device types 03 and 04 . 20 mA Device type 05 . 100 mA Output source current: Device types 01 and 02 . 15 mA Device types 03 and 04 . 0.8 mA Device type 05 . 10 mA Storage temperature range . -65C to +150C Lead temperature (soldering, 10 seconds) +300C Junction temperature (TJ) . +

15、175C Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings - continued. Power dissip

16、ation (PD): (TA= +125C): Device types 01-04: Cases C and 2 . 550 mW Case G . 23 mW Case P . 420 mW Device type 05: Cases C, G, P, and 2 . 550 mW Thermal resistance, junction-to-case (JC): Cases C and P 28C/W Case G: Device types 01-04 70C/W Device type 05 . 30C/W Case 2 . 20C/W Thermal resistance, j

17、unction-to-ambient (JA): Cases C and 2 . 91C/W Case G: Device types 01-04 150C/W Device type 05 . 180C/W Case P: Device types 01-04 119C/W Device type 05 . 125C/W 1.4 Recommended operating conditions. Supply voltage range (VDD): Device types 01-02 +5.0 V dc to +15.0 V dc Device types 03-04 +5.0 V dc

18、 to +18.0 V dc Device type 05 . +1.5 V dc to +15.0 V dc Ambient operating temperature range (TA) . -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified h

19、erein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Micr

20、ocircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quickse

21、arch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO

22、 43218-3990 REVISION LEVEL J SHEET 4 DSCC FORM 2234 APR 97 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations un

23、less a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufact

24、urer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. Thi

25、s QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance

26、 with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in accorda

27、nce with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Block diagram and circuit operation table. The block diagram and circuit operation table shall be as specified on figure 2. 3.3 Electrical performance characteristics. Unless otherwis

28、e specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each

29、 subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible d

30、ue to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced w

31、ith a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein)

32、. The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of confor

33、mance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Land

34、 and Maritime, DLA Land and Maritime s agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or

35、 networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions 1/ -55C TA+125C Group A subgroupsD

36、evice type Limits 2/ Unit unless otherwise specified Min Max Power supply 3/ IDDVDD= 1.5 V 1,2,3 05 200 A VDD= 5.0 V 01 700 02 1.4 mA 03 300 A 04 400 05 300VDD= 12 V 05 400 VDD= 15 V 01 1000 02 2.0 mA 03 300 A 04 600 05 600VDD= 18 V 03 350 04 700Trigger voltage VTRVDD= 1.5 V 1,2,3 05 0.4 0.6 V VDD=

37、5.0 V 01-04 1.26 2.06 05 1.30 2.00VDD= 12.0 V 05 3.70 4.30 VDD= 15.0 V 01-04 4.05 5.50 VDD= 18.0 V 03-04 4.70 6.85 Reset voltage level VRESET1 01 0.4 1.5 V 2,3 0.3 1.8See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STAN

38、DARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55C TA+125C Group A subgroupsDevice type Limits 2/ Unit unless otherwise

39、specified Min Max Trigger current 3/ ITRVDD= 1.5 V, TA= +25C, +125C 1,2 05 50 nA VDD= 5.0 V, TA= +25C, +125C 03-05 50 VDD= 12.0 V, TA= +25C, +125C 05 50 VDD= 15.0 V, TA= +25C, +125C 03,04 100 VDD= 18.0 V, TA= +25C, +125C 03,04 100 Threshold voltage VTHVDD= 1.5 V 1,2,3 05 0.70 1.90 V VDD= 5.0 V All 2

40、.70 3.90 VDD= 12.0 V 05 7.30 8.70 VDD= 15 V 01-04 9.15 10.80 VDD= 18 V 03-04 10.90 13.15 Threshold current 3/ ITHVDD= 1.5 V, TA= +25C, +125C 1,2 05 50 nA VDD= 5.0 V, TA= +25C, +125C 03-05 50 VDD= 12.0 V, TA= +25C, +125C 05 50 VDD= 15.0 V, TA= +25C, +125C 03,04 100 VDD= 18.0 V, TA= +25C, +125C 03,04

41、100 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical perf

42、ormance characteristics - Continued. Test Symbol Conditions 1/ -55C TA+125C Group A subgroupsDevice type Limits 2/ Unit unless otherwise specified Min Max High level output voltage VOHVDD= 5.0 V, IOH= -1 mA 1,2,3 01,02 4.10 V VDD= 15.0 V, IOH= -10 mA 12.50 VDD= 15.0 V, IOH= -5 mA 13.50 VDD= 15.0 V,

43、IOH= -1 mA 14.20 VDD= 5.0 V, IOH= -0.8 mA 03,04 3.80 VDD= 15.0 V, IOH= -0.8 mA 14.20 VDD= 18.0 V, IOH= -0.8 mA 17.30 VDD= 1.5 V, IOH= -0.25 mA 05 1.00 1.50 VDD= 5.0 V, IOH= -1.0 mA 4.20 5.00 VDD= 12.0 V, IOH= -10 mA 10.25 12.00 VDD= 12.0 V, IOH= -5 mA 10.70 12.00 VDD= 12.0 V, IOH= -1 mA 11.0 12.0 Mo

44、nostable timing accuracy tMON5.0 V VDD 15 V, 9 03,04 908 1110 s RT= 10 k, CT= 0.1 F, see figures 3 and 5 10,11 858 1161 1.5 V VDD 12 V, RT= 10 k, CT= 0.1 F, see figures 3 and 5 9,10,11 05 900 1250 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted wit

45、hout license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55C TA+125C Group A subgroupsDevice type Li

46、mits 2/ Unit unless otherwise specified Min Max Low level output voltage VOLVDD= 5.0 V, IOL= 8.0 mA 1,2,3 01,02, 0.60 V VDD= 5.0 V, IOL= 5.0 mA 05 0.45 VDD= 5.0 V, IOL= 3.2 mA 0.40 VDD= 15.0 V, IOL= 100 mA 01,02 3.80 VDD= 15.0 V, IOL= 50 mA 1.50 VDD= 15.0 V, IOL= 10 mA 0.45 VDD= 5.0 V, IOL= 3.2 mA 0

47、3,04 0.50 VDD= 15.0 V, IOL= 20.0 mA 1.25 VDD= 18.0 V, IOL= 3.2 mA 0.50 VDD= 1.5 V, IOL= 1.0 mA 05 0.40 VDD= 12.0 V, IOL= 75 mA 3.50 VDD= 12.0 V, IOL= 50 mA 2.25 VDD= 12.0 V, IOL= 10 mA 1.00 Astable timing accuracy tAST5.0 V VDD 15 V, RTA= 10 k, RTB= 10 k, 9 03,04 1818 2222 s CT= 0.1 F, see figures 4

48、 and 6 10,11 1717 2323 VDD= 12 V, RTA= 1 k, RTB= 1 k, CT= 0.1 F, see figures 4 and 6 9,10,11 05 178 250 Discharge transistor leakage current ICEXVDD= 5.0 V, TA= +25C, +125C 1,2 03,04 300 nA VDD= 15.0 V, TA= +25C, +125C 300 VDD= 18.0 V, TA= +25C, +125C 300 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89503 DLA LAND AND MAR