DLA DSCC-VID-V62 09616-2009 MICROCIRCUIT DIGITAL-LINEAR 4 1 HIGH SPEED MULTIPLEXER MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 09616-2009 MICROCIRCUIT DIGITAL-LINEAR 4 1 HIGH SPEED MULTIPLEXER MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 09616-2009 MICROCIRCUIT DIGITAL-LINEAR 4 1 HIGH SPEED MULTIPLEXER MONOLITHIC SILICON.pdf(14页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE APPROVED Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV REV STATUS OF PAGES PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY RICK OFFICER DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY-
2、MM-DD CHECKED BY RAJESH PITHADIA APPROVED BY ROBERT M. HEBER TITLE MICROCIRCUIT, DIGITAL-LINEAR, 4:1 HIGH SPEED MULTIPLEXER, MONOLITHIC SILICON SIZE A CODE IDENT. NO. 16236 DWG NO. V62/09616 09-01-13 REV PAGE 1 OF 14 AMSC N/A 5962-V022-09 Provided by IHSNot for ResaleNo reproduction or networking pe
3、rmitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09616 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance 4:1 high speed multiplexer microcircuit, with an operating temperatur
4、e range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/09616 - 01 X E Drawing Device type
5、 Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 OPA4872-EP 4:1 high speed multiplexer 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 14 M
6、S-012-AB Plastic surface mount 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for Resal
7、eNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09616 REV PAGE 3 1.3 Absolute maximum ratings. 1/ Power supply voltage . 6.5 V Input voltage range VSPower dissipation (PD) . 312.5 mW Storage
8、temperature range (TSTG). -65C to +125C Lead temperature (soldering, 10 seconds) . +260C Junction temperature (TJ) +150C Junction temperature: continuous operation, long term reliability . +140C Thermal resistance, junction to ambient (JA) 80C/W Electrostatic discharge (ESD) rating: Human body model
9、 (HBM) . 1500 V Charged device model (CDM) 1000 V Machine model (MM) . 200 V 1.4 Recommended operating conditions. 2/ Power supply voltage . 5 V Operating free-air temperature range (TA) -55C to +125C 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the d
10、evice. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ Use of th
11、is product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. Provided by IHSNot for ResaleNo reproduction or networking permitted without license
12、 from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09616 REV PAGE 4 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industries Alliance, 25
13、00 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS i
14、dentification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specifie
15、d in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connect
16、ions shall be as shown in figure 2. 3.5.3 Truth table. The truth table shall be as shown in figure 3. 3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBU
17、S COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09616 REV PAGE 5 TABLE I. Electrical performance characteristics. 1/ Limits Test Symbol Conditions 2/ 3/ 4/Temperature, TADevice type Min Max Unit AC performance section Small signal bandwidth SSBW VO= 500 mVPP, RL= 150 +25C 01 500 typical MHz
18、 Bandwidth for 0.1 db flatness BW VO= 500 mVPP, RL= 150 +25C 01 120 typical MHz Large signal bandwidth LSBW VO= 2 VPP, RL= 150 +25C 01 500 typical MHz Slew rate SR 4 V step +25C 01 2300 typical V/s Rise time and fall time tr, tf4 V step +25C 01 1.25 typical ns Settling time tSTo 0.05 %, 2 V step +25
19、C 01 15 typical ns To 0.1 %, 2 V step 14 typical Channel switching time tCS+25C 01 10 typical ns Second harmonic distortion HD2 G = +2 V/V, f = 10 MHz, VO= 2 VPP, RL= 150 +25C 01 -60 typical dBc Third harmonic distortion HD3 G = +2 V/V, f = 10 MHz, VO= 2 VPP, RL= 150 +25C 01 -78 typical dBc Input vo
20、ltage noise NIVf 100 kHz +25C 01 4.5 typical nV / Hz Noninverting input current noise NNINf 100 kHz +25C 01 4.0 typical pA / Hz Inverting input current noise NINf 100 kHz +25C 01 19 typical pA / Hz Differential gain GD G = +2 V/V, PAL, VO= 1.4 VP+25C 01 0.035 typical % Differential phase GP G = +2 V
21、/V, PAL, VO= 1.4 VP+25C 01 0.005 typical All hostile crosstalk, CT 3 channels driven at 5 MHz, 1 VPP+25C 01 -80 typical dB input referred 3 channels driven at 30 MHz, 1 VPP-66 typical See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license
22、from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09616 REV PAGE 6 TABLE I. Electrical performance characteristics Continued. 1/ Limits Test Symbol Conditions 2/ 3/ 4/Temperature, TADevice type Min Max Unit DC performance section ZOLVO= 0 V, RL= 100
23、+25C 01 92 k Open loop transimpedance -55C to +125C 60 Input offset voltage VIOVCM= 0 V +25C 01 5 mV -55C to +125C 10.5 Average input offset voltage drift VIO VCM= 0 V -55C to +125C 01 30 V/C VIOMVCM= 0 V +25C 01 5 mV Input offset voltage matching -55C to +125C 10.5 INIBVCM= 0 V +25C 01 14 A Noninve
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV62096162009MICROCIRCUITDIGITALLINEAR41HIGHSPEEDMULTIPLEXERMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689280.html