DLA SMD-5962-86847 REV E-2013 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR MONOLITHIC SILICON.pdf

《DLA SMD-5962-86847 REV E-2013 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA SMD-5962-86847 REV E-2013 MICROCIRCUIT DIGITAL HIGH-SPEED CMOS DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR MONOLITHIC SILICON.pdf（13页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Convert to standardized military drawing format. Technical changes to table I. Editorial changes throughout. 89-11-16 M. A. Frye B Technical changes in 1.4 and table I. Editorial changes throughout. 91-12-16 M. A. Frye C Corrected title on sheet

2、1 to reflect actual device function. Update boilerplate to MIL-PRF-38535 requirements. jak 01-12-20 Thomas M. Hess D Update boilerplate to MIL-PRF-38535 requirements. LTG 07-12-17 Thomas M. Hess E Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG 13-06-21 Thomas M. Hess

3、Current CAGE CODE is 67268 REV SHEET REV SHEET REV STATUS REV E E E E E E E E E E E E OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY Monica L. Poelking DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVA

4、ILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Monica L. Poelking APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON DRAWING APPROVAL DATE 87-01-14 REVISION LEVEL E SIZE

5、A CAGE CODE 14933 5962-86847 SHEET 1 OF 12 DSCC FORM 2233 APR 97 5962-E449-13 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86847 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 2 DSC

6、C FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-86847 01 E

7、A Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54HC123 Dual retriggerable monostable multivibrator 02 54HC123A Dual retriggerab

8、le monostable multivibrator 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual-in-line 2 CQCC1-N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead fini

9、sh is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. 1/ 2/ Supply voltage range (VCC) -0.5 V dc to +7.0 V dc DC input voltage range -0.5 V dc to VCC+0.5 V dc DC output voltage range -0.5 V dc to VCC+0.5 V dc DC input diode current . 20 mA DC output diode current . 20 mA DC

10、output current (per pin) 25 mA DC VCCor GND current (per pin) . 50 mA Maximum power dissipation (PD) 500 mW 3/ Lead temperature (soldering, 10 seconds) +260C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) . +175C Storage temperature range (TSTG) . -65C to +150

11、C 1.4 Recommended operating conditions. Supply voltage range (VCC) +2.0 V dc to +6.0 V dc Input voltage range (VIN) 0.0 V dc to VCCOutput voltage range (VOUT). 0.0 V dc to VCCCase operating temperature range (TC) . -55C to +125C Input rise or fall time: VCC= 2.0 V 0 to 1000 ns VCC= 4.5 V 0 to 500 ns

12、 VCC= 6.0 V 0 to 400 ns 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Unless otherwise specified, all voltages are referenced to ground. 3/ For TC= +100C to +125C, de

13、rate linearly at 12 mW/C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86847 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditi

14、ons - Continued. Minimum triggering pulse width, An Bn or CLRn (tw1): TC= +25C: VCC= 2.0 V 123 ns VCC= 4.5 V 30 ns VCC= 6.0 V 21 ns TC= -55C/+125C: VCC= 2.0 V 157 ns VCC= 4.5 V 42 ns VCC= 6.0 V 30 ns Minimum output pulse width (tw2): Device type 01, TC= +25C, CEXT= 10 nF: VCC= 5.0 V dc, REXT= 10k .

15、40 s to 50 s Device type 02, TC= +25C, CEXT= 28 pF: VCC= 2.0 V dc, REXT= 6 k 0.85 s VCC= 4.5 V dc, REXT= 2 k 220 ns VCC= 6.0 V dc, REXT= 2 k 170 ns Minimum removal time, CLRn toAn, CLRn to Bn (tREM): Device type 01, TC= -55C/+125C: VCC= 2.0 V 75 ns VCC= 4.5 V 15 ns VCC= 6.0 V 13 ns Device type 02, T

16、C= -55C/+125C: VCC= 2.0 V 0 ns VCC= 4.5 V 0 ns VCC= 6.0 V 0 ns 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of t

17、hese documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Elect

18、ronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbi

19、ns Avenue, Building 4D, Philadelphia, PA 19111-5094). 2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract. JEDEC SOLID STATE TECHNOLOGY

20、ASSOCIATION (JEDEC) JESD7 - Standard for Description of 54/74HCXXXXX and 54/74HCTXXXXX Advanced High-Speed CMOS Devices. (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10thStreet, Suite 240-S Arlington, VA 22201-210

21、7). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86847 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 4 DSCC FORM 2234 APR 97 2.3 Order of precedence. In the event of a conflict bet

22、ween the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requiremen

23、ts shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certif

24、ication to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. Th

25、ese modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physic

26、al dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2

27、.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4. 3.3 Electrical performance characterist

28、ics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electric

29、al tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number

30、is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” sh

31、all be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103

32、 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A cert

33、ificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and

34、 review. DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo

35、 reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86847 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Test conditions -55C TC +125C

36、 1/ unless otherwise specified Device type Group A subgroups Limits Unit Min Max High-level output voltage VOH2/ VIN= VIHor VILIOH= -20 A VCC= 2.0 V All 1, 2, 3 1.9 V VCC= 4.5 V 4.4 VCC= 6.0 V 5.9 VIN= VIHor VILIOH= -4.0 mA VCC= 4.5 V 3.7 VIN= VIHor VILIOH= -5.2 mA VCC= 6.0 V 5.2 Low-level output vo

37、ltage VOL2/ VIN= VIHor VILIOL= +20 A VCC= 2.0 V All 1, 2, 3 0.1 V VCC= 4.5 V 0.1 VCC= 6.0 V 0.1 VIN= VIHor VILIOL= +4.0 mA VCC= 4.5 V 0.4 VIN= VIHor VILIOL= +5.2 mA VCC= 6.0 V 0.4 High-level input voltage VIH3/ VCC= 2.0 V All 1, 2, 3 1.5 V VCC= 4.5 V 3.15 VCC= 6.0 V 4.2 Low-level input voltage VIL3/

38、 VCC= 2.0 V 01 1, 2, 3 0.5 V VCC= 4.5 V 1.35 VCC= 6.0 V 1.8 VCC= 2.0 V 02 1, 2, 3 0.3 VCC= 4.5 V 0.9 VCC= 6.0 V 1.2 Quiescent supply current (standby) ICC1VIN= VCCor GND IOUT= 0 A VCC= 6.0 V All 1, 2, 3 160 A Active supply current (per monostable) ICC2VIN= VCCor GND R/CEXT= VCC/44/ 5/ VCC= 2.0 V 01

39、1, 2, 3 130 A VCC= 4.5 V 1.6 mA VCC= 6.0 V 3.2 VIN= VCCor GND R/CEXT= 0.5 VCCVCC= 2.0 V 02 1, 2, 3 130 A VCC= 4.5 V 1.6 mA VCC= 6.0 V 3.2 Input current IINVIN= VCC(R/CEXT) 6/ VCC= 6.0 V 1, 2, 3 5.0 A VIN= GND (R/CEXT) 6/ -5.0 VIN= VCC(all other pins) 1.0 VIN= GND (all other pins) -1.0 Functional tes

40、ts See 4.3.1d 7 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86847 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Ele

41、ctrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C 1/ unless otherwise specified Device type Group A subgroups Limits Unit Min Max Trigger propagation delay time, (An to Qn, Bn to Qn, CLRn to Qn) tPLH12/ CL= 50 pF minimum See figure 4 VCC= 2.0 V 01 9 300 ns 10

42、, 11 450 02 9 169 10, 11 210 VCC= 4.5 V 01 9 60 10, 11 90 02 9 42 10, 11 57 VCC= 6.0 V 01 9 51 10, 11 76 02 9 32 10, 11 44 Trigger propagation delay time, (An to Qn, Bn to Qn, CLRn to Qn) tPHL12/ CL= 50 pF minimum See figure 4 VCC= 2.0 V 01 9 320 ns 10, 11 480 02 9 197 10, 11 250 VCC= 4.5 V 01 9 64

43、10, 11 96 02 9 48 10, 11 67 VCC= 6.0 V 01 9 54 10, 11 82 02 9 38 10, 11 51 Propagation delay time, CLRn to Qn) tPLH22/ CL= 50 pF minimum See figure 4 VCC= 2.0 V 01 9 215 ns 10, 11 325 02 9 114 10, 11 143 VCC= 4.5 V 01 9 43 10, 11 65 02 9 34 10, 11 45 VCC= 6.0 V 01 9 37 10, 11 55 02 9 28 10, 11 36 Se

44、e footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86847 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performanc

45、e characteristics - Continued. Test Symbol Test conditions -55C TC +125C 1/ unless otherwise specified Device type Group A subgroups Limits Unit Min Max Propagation delay time, CLRn to Qn) tPHL22/ CL= 50 pF minimum See figure 4 VCC= 2.0 V 01 9 215 ns 10, 11 325 02 9 116 10, 11 147 VCC= 4.5 V 01 9 43

46、 10, 11 65 02 9 36 10, 11 46 VCC= 6.0 V 01 9 37 10, 11 55 02 9 29 10, 11 37 Output pulse width (standby) tWQ2/, 5/ CL= 50 pF minimum REXT= 10 k, CEXT= 0.1 F See figure 4 VCC= 5.0 V 01 9 0.4 0.5 ms 10, 11 0.38 0.52 VCC= 4.5 V 02 9 0.9 1.2 10, 11 0.70 1.15 Output rise and fall time tTHL, tTLH5/ CL= 50

47、 pF minimum See figure 4 VCC= 2.0 V All 9 75 ns 10, 11 110 VCC= 4.5 V 9 15 10, 11 22 VCC= 6.0 V 9 13 10, 11 19 Maximum input capacitance CINR/CEXT, See 4.3.1c All 4 20 pF Other inputs, See 4.3.1c 10 1/ For a power supply of 5.0 V 10% the worst-case output voltage (VOHand VOL) occur for HC at 4.5 V.

48、Thus, the 4.5 V values should be used when designing with this supply. Worst case VINand VILoccur at VCC= 5.5 V and 4.5 V, respectively. (The VIHvalue at VCC= 5.5 V is 3.85 V.) The worst case leakage current (IINand ICC) occur for CMOS at the higher voltage so the 6.0 V values should be used. 2/ Testing at VCC= 2.0 V and VCC= 6.0 V shall be guaranteed, if not tested, to the specified limit in table I. 3/ VIHand VILtests are not required if applied as forcing functions for the VOHand VOLtests. 4/ Limit current to IOLor use a suitable series resistor 500; perform