ANSI INCITS 397 V3-2005 for Information Technology AT Attachment with Packet Interface - 7 Volume 3 - Serial Transport Protocols and Physical Interconnect (ATA ATAPI-7 V3).pdf

《ANSI INCITS 397 V3-2005 for Information Technology AT Attachment with Packet Interface - 7 Volume 3 - Serial Transport Protocols and Physical Interconnect (ATA ATAPI-7 V3).pdf》由会员分享，可在线阅读，更多相关《ANSI INCITS 397 V3-2005 for Information Technology AT Attachment with Packet Interface - 7 Volume 3 - Serial Transport Protocols and Physical Interconnect (ATA ATAPI-7 V3).pdf（305页珍藏版）》请在麦多课文档分享上搜索。

1、American National StandardDeveloped byfor Information Technology AT Attachment with Packet Interface - 7Volume 3 - Serial Transport Protocolsand Physical Interconnect(ATA/ATAPI-7 V3) ANSI INCITS 397-2005 (Vol. 3)ANSIINCITS397-2005(Vol. 3)ANSIINCITS 397-2005(Vol. 3)American National Standardfor Infor

2、mation Technology AT Attachment with Packet Interface - 7Volume 3 - Serial Transport Protocolsand Physical Interconnect(ATA/ATAPI-7 V3)SecretariatInformation Technology Industry CouncilApproved February 7, 2005 American National Standards Institute, Inc.AbstractThis standard specifies the AT Attachm

3、ent Interface between host systems and storage devices. It pro-vides a common attachment interface for systems manufacturers, system integrators, software suppliers,and suppliers of intelligent storage devices. It includes the Packet Command feature set implemented bydevices commonly known as ATAPI

4、devices. It also includes the Serial Transport Protocols and PhysicalInterconnect for AT Atachment devices commonly known as Serial ATA.This standard maintains a high degree of compatibility with the AT Attachment Interface with Packet Inter-face - 6 (ATA/ATAPI-6), ANSI INCITS 361-2002, and while pr

5、oviding additional functions, is not intendedto require changes to presently installed devices or existing software.Approval of an American National Standard requires review by ANSI that therequirements for due process, consensus, and other criteria for approval havebeen met by the standards develop

6、er.Consensus is established when, in the judgement of the ANSI Board ofStandards Review, substantial agreement has been reached by directly andmaterially affected interests. Substantial agreement means much more thana simple majority, but not necessarily unanimity. Consensus requires that allviews a

7、nd objections be considered, and that a concerted effort be madetowards their resolution.The use of American National Standards is completely voluntary; theirexistence does not in any respect preclude anyone, whether he has approvedthe standards or not, from manufacturing, marketing, purchasing, or

8、usingproducts, processes, or procedures not conforming to the standards.The American National Standards Institute does not develop standards andwill in no circumstances give an interpretation of any American NationalStandard. Moreover, no person shall have the right or authority to issue aninterpret

9、ation of an American National Standard in the name of the AmericanNational Standards Institute. Requests for interpretations should beaddressed to the secretariat or sponsor whose name appears on the titlepage of this standard.CAUTION NOTICE: This American National Standard may be revised orwithdraw

10、n at any time. The procedures of the American National StandardsInstitute require that action be taken periodically to reaffirm, revise, orwithdraw this standard. Purchasers of American National Standards mayreceive current information on all standards by calling or writing the AmericanNational Stan

11、dards Institute.American National StandardPublished byAmerican National Standards Institute, Inc.25 West 43rd Street, New York, NY 10036Copyright 2005 by Information Technology Industry Council (ITI)All rights reserved.No part of this publication may be reproduced in anyform, in an electronic retrie

12、val system or otherwise,without prior written permission of ITI, 1250 Eye Street NW, Washington, DC 20005. Printed in the United States of AmericaCAUTION: The developers of this standard have requested that holders of patents that may berequired for the implementation of the standard disclose such p

13、atents to the publisher. However,neither the developers nor the publisher have undertaken a patent search in order to identifywhich, if any, patents may apply to this standard. As of the date of publication of this standardand following calls for the identification of patents that may be required fo

14、r the implementation ofthe standard, no such claims have been made. No further patent search is conducted by the de-veloper or publisher in respect to any standard it processes. No representation is made or impliedthat licenses are not required to avoid infringement in the use of this standard.iCont

15、entsPageForeword .xivIntroduction xvii1 Scope. 12 Normative references. 32.1 Approved references 32.1.1 ANSI References . 32.1.2 ISO References . 32.2 References under development. 32.3 Other references 43 Definitions, abbreviations, and conventions. 53.1 Definitions and abbreviations. 53.2 Conventi

16、ons. 93.2.1 Precedence 93.2.2 Lists 93.2.3 Keywords . 93.2.4 Numbering . 103.2.5 Signal conventions. 103.2.6 Bit conventions. 113.2.7 State diagram conventions 123.2.8 Timing conventions 133.2.9 Byte ordering for data transfers . 133.2.10 Byte, word and DWORD Relationships . 154 General operational

17、requirements (See Volume 1) . 165 I/O register descriptions (See Volume 1). 166 Command descriptions (See Volume 1) 167 Parallel interface physical and electrical requirements (See Volume 2). 168 Parallel interface signal assignments and descriptions (See Volume 2). 169 Parallel interface general op

18、erating requirements of the physical, data link, and transport layers (See Volume 2) 1610 Parallel interface register addressing (See Volume 2). 1611 Parallel interface transport Protocols (See Volume 2). 1612 Parallel interface timing (See Volume 2) 1613 Serial interface general overview. 1713.1 Ov

19、erview 1713.2 Sub-module operation 1813.3 Parallel ATA Emulation (Optional) . 1913.3.1 Software reset 20iiPage13.3.2 Device 0-only emulation 2113.3.3 Device 0/Device 1 emulation (optional) . 2113.3.3.1 Software reset 2213.3.3.2 EXECUTE DEVICE DIAGNOSTICS 2213.3.3.3 Restrictions and limitations 2214

20、Serial interface physical layer 2314.1 Overview 2314.1.1 List of services . 2314.2 Connectors specifications 2314.2.1 Overview 2314.2.1.1 General descriptions 2314.2.2 Connector drawings. 2514.2.2.1 Device plug connector . 2514.2.2.2 Signal cable receptacle connector. 2814.2.2.3 Signal host plug con

21、nector 3014.2.2.4 Host receptacle connector . 3014.2.2.5 Power cable receptacle connector. 3214.2.3 Connector pinouts 3414.2.4 Backplane connector configuration and blind-mating tolerance 3514.2.5 Connector locations . 3614.2.6 Connector conformance requirements 3914.2.6.1 Signal. 3914.2.6.2 Housing

22、 and contact electrical requirements. 4514.2.6.3 Mechanical and environmental requirements 4614.2.6.4 Sample selection . 4714.2.6.5 Test sequence . 4814.3 Cable assemblies 4814.4 Phy (Physical layer electronics). 5014.4.1 Physical plant as a system 5014.4.1.1 Test bit patterns and sequence character

23、istics . 5014.4.1.2 Low transition density bit pattern sequences. 5114.4.1.3 High transition density bit pattern sequences 5214.4.1.4 Low frequency spectral content bit pattern sequences 5214.4.1.5 Simultaneous switching outputs bit pattern sequences . 5314.4.1.6 Composite bit pattern sequences 5314

24、.4.2 Bit error rate testing - Informative 5414.4.2.1 Error-burst-rate-thresholding measurement - Informative . 5414.4.2.2 Bit-error-rate measurements - Informative. 5414.4.3 Frame error rate testing . 5514.4.3.1 Frame error-rate patterns 5514.4.3.1.1 Loopback test 5514.4.4 Test requirements - non-co

25、mpliant patterns 5514.4.5 Test requirements - compliant frame patterns . 5514.4.6 Test requirements - loopback 5614.4.6.1 Test requirements - loopback - far-end retimed. 5614.4.6.2 Test requirements - loopback - far-end analog (vendor specific) 5614.4.6.3 Test requirements - loopback - near-end anal

26、og (vendor specific) . 5614.4.7 Test Method - Data Rate Frequency Variation - SSC Profile 5714.4.8 Block diagram 58iiiPage14.4.9 Electrical specifications 6114.4.10 Frame error-rate measurements 6514.4.11 Receiver Differential voltage 6514.4.12 Receiver Common-mode voltage. 6514.4.13 Transmitter Dif

27、ferential voltage 6514.4.14 Transmitter Common-mode voltage. 6514.4.15 Rise/fall times. 6514.5 Electrical features. 6714.5.1 Definitions 6714.5.2 Differential voltage/timing (EYE) diagram . 6714.5.2.1 Jitter output/tolerance mask . 6814.5.2.2 Sampling differential noise budget. 7014.5.2.3 Jitter out

28、put 7014.5.2.3.1 Jitter measurements. 7014.5.3 Spread spectrum clocking (SSC). 7114.5.4 Common-mode biasing 7314.5.5 Matching. 7314.5.6 Out of band signaling . 7414.5.6.1 Idle bus status 7514.5.6.2 Power-up and COMRESET sequences . 7614.5.6.2.1 Host power-up and COMRESET state machine 7614.5.6.2.2 D

29、evice power-up and COMRESET state machine 8214.5.6.2.3 Power-up and COMRESET timing. 8814.5.6.2.4 COMINIT sequence . 9014.5.6.2.5 COMWAKE 9214.5.6.2.6 Interface power states 9214.5.6.2.7 Power-on sequence timing diagram. 9314.5.6.2.8 READY to Partial/Slumber . 9414.5.6.2.9 Partial/Slumber to READY .

30、 9414.5.6.3 ON to Partial/Slumber 9414.5.6.3.1 Host initiated 9414.5.6.3.2 Detailed sequence . 9514.5.6.3.3 Device initiated. 9614.5.6.3.4 Detailed sequence . 9614.6 Elasticity buffer management. 9714.7 BIST (Built in self test) 9814.7.1 Loopback testing 9814.7.1.1 Loopback - Far-end retimed. 9814.7

31、.1.2 Loopback - Far-end analog (Optional) . 9914.7.1.2.1 Loopback - Near-end analog (Optional). 10015 Serial interface Link layer. 10115.1 Overview 10115.1.1 Frame transmission 10115.1.2 Frame receipt. 10115.2 Encoding method . 10115.2.1 Notation and conventions. 10115.2.2 Character code. 10315.2.2.

32、1 Code construction 10315.2.2.2 The concept of running disparity 103ivPage15.2.2.3 Data encoding 10515.2.2.4 Encoding examples . 10515.2.2.5 8b/10b valid encoded characters. 10715.2.2.5.1 Data characters . 10715.2.2.5.2 Control characters . 11115.2.3 Transmission summary 11215.2.3.1 Transmission ord

33、er 11215.2.3.1.1 Bits within a byte 11215.2.3.1.2 Bytes within a DWORD 11215.2.3.1.3 Dwords within a frame . 11215.2.4 Reception. 11315.2.4.1 Disparity and the detection of a code violation 11315.3 Transmission Method 11515.4 Primitives . 11615.4.1 Overview 11615.4.1.1 Primitive disparity. 11615.4.1

34、.2 Primitive handshakes. 11615.4.2 Primitive descriptions. 11715.4.3 Primitive encoding . 11915.4.4 ALIGN primitive 12015.4.5 CONT primitive 12015.4.5.1 Scrambling of data following the CONT primitive 12115.4.6 DMAT primitive 12115.4.7 EOF primitive . 12215.4.8 HOLD/HOLDA primitives . 12215.4.8.1 Fl

35、ow Control Signaling Latency . 12315.4.9 PMREQ_P, PMREQ_S, PMACK, and PMNAK primitives. 12415.4.10 R_ERR primitive 12415.4.11 R_IP primitive 12415.4.12 R_OK primitive. 12515.4.13 R_RDY primitive 12515.4.14 SOF primitive . 12515.4.15 SYNC primitive 12515.4.16 WTRM primitive . 12515.4.17 X_RDY primiti

36、ve 12515.4.18 Examples . 12515.5 CRC calculation . 13015.6 Scrambling. 13115.6.1 Frame content scrambling . 13115.6.1.1 Relationship between scrambling and CRC 13115.6.2 Repeated primitive suppression 13115.6.2.1 Relationship between scrambling of FIS data and repeated primitives 13115.7 Link layer

37、state diagrams. 13215.7.1.1 Link idle state diagram. 13215.7.1.2 Link transmit state diagram 13515.7.1.3 Link receive state diagram. 14515.7.1.4 Link power mode state diagram. 146vPage16 Serial interface Transport layer 15016.1 Transport layer overview 15016.1.1 FIS construction . 15016.1.2 FIS deco

38、mposition . 15016.2 Frame Information Structure ( FIS) 15016.3 Overview 15016.4 Payload content . 15016.5 FIS types 15016.5.1 Register - Host to Device . 15116.5.1.1 Description . 15116.5.1.2 Transmission 15216.5.1.3 Reception. 15216.5.2 Register - Device to Host . 15316.5.2.1 Description - Register

39、 Device to Host FIS 15416.5.2.2 Transmission 15416.5.2.3 Reception. 15416.5.3 Set Device Bits - Device to Host 15516.5.3.1 Description Set Device Bits Device to Host FIS. 15516.5.3.2 Transmission 15516.5.3.3 Reception. 15616.5.4 DMA Activate - Device to Host. 15716.5.4.1 Description . 15716.5.4.2 Tr

40、ansmission 15716.5.4.3 Reception. 15716.5.5 First Party DMA Setup - Device to Host or Host to Device (Bidirectional) 15816.5.5.1 Description . 15816.5.5.2 Transmission 15916.5.5.3 Reception. 15916.5.6 BIST Activate - Bidirectional. 16016.5.6.1 Description . 16016.5.6.2 Transmission 16116.5.6.3 Recep

41、tion. 16116.5.7 PIO Setup - Device to Host 16216.5.7.1 Description . 16216.5.7.2 Transmission of PIO Setup by Device Prior to a Data Transfer from Host to Device. 16316.5.7.3 Reception of PIO Setup by Host Prior to a Data Transfer from Host to Device. 16316.5.7.4 Transmission of PIO Setup by Device

42、Prior to a Data Transfer from Device to Host. 16316.5.7.5 Reception of PIO Setup by Host Prior to a Data Transfer from Device to Host. 16316.5.8 Data - Host to Device or Device to Host (Bidirectional) . 16416.5.8.1 Description . 16416.5.8.2 Transmission 16416.5.8.3 Reception. 16516.6 Host transport

43、states 16616.6.1 Host transport idle state diagram . 166viPage16.6.2 Host Transport transmit command FIS diagram 16916.6.3 Host Transport transmit control FIS diagram. 17116.6.4 Host Transport transmit First Party DMA Setup -Device to Host or Host to Device FIS state diagram . 17216.6.5 Host Transpo

44、rt transmit BIST Activate FIS 17416.6.6 Host Transport decompose Register FIS diagram 17516.6.7 Host Transport decompose a Set Device Bits FIS state diagram 17616.6.8 Host Transport decompose a DMA Activate FIS diagram and DMA Data Transfer 17716.6.9 Host Transport decompose a PIO Setup FIS state di

45、agram . 18016.6.10 Host Transport decompose a First Party DMA Setup FIS state diagram 18316.6.11 Host transport decompose a BIST Activate FIS state diagram . 18416.7 Device transport states 18616.7.1 Device transport idle state diagram . 18616.7.2 Device Transport send Register - Device to Host stat

46、e diagram. 18816.7.3 Device Transport send Set Device Bits FIS state diagram 18916.7.4 Device Transport transmit PIO Setup - Device to Host FIS state diagram . 19016.7.5 Device Transport transmit DMA Activate FIS state diagram . 19116.7.6 Device Transport transmit First Party DMA Setup - Device to H

47、ost FIS state diagram . 19216.7.7 Device Transport transmit Data - Device to Host FIS diagram 19316.7.8 Device Transport transmit BIST Activate FIS diagram . 19516.7.9 Device Transport decompose Register - Host to Device state diagram 19616.7.10 Device Transport decompose Data (Host to Device) FIS s

48、tate diagram . 19716.7.11 Device Transport decompose First Party DMA Setup FIS - Host to Device or Device to Host state diagram . 19916.7.12 Device Transport decompose a BIST Activate FIS state diagram. 20017 Serial interface Device Command Layer Protocol . 20217.1 COMRESET or SRST sent by Host. 202

49、17.2 Power-on and COMRESET protocol diagram . 20217.3 Device Idle protocol . 20417.4 Software reset protocol 20817.5 EXECUTE DEVICE DIAGNOSTIC command protocol . 21017.6 DEVICE RESET command protocol 21117.7 Non-data command protocol . 21217.8 PIO data-in command protocol 21317.9 PIO data-out command protocol 21517.10 DMA data-in command protocol 21717.11 DMA data out command protocol 21917.12 PACKET protocol. 22117.13 READ DMA QUEUED command protocol. 226viiPage17.14 WRITE DMA QUEUED command protocol 22818 Host command layer state diagram . 23118.1 Overview 23118.2 Device Emulation of nI