DLA SMD-5962-89840 REV E-2012 MICROCIRCUIT MEMORY DIGITAL CMOS EE PROGRAMMABLE ARRAY LOGIC MONOLITHIC SILICON.pdf

《DLA SMD-5962-89840 REV E-2012 MICROCIRCUIT MEMORY DIGITAL CMOS EE PROGRAMMABLE ARRAY LOGIC MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA SMD-5962-89840 REV E-2012 MICROCIRCUIT MEMORY DIGITAL CMOS EE PROGRAMMABLE ARRAY LOGIC MONOLITHIC SILICON.pdf（16页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R04893. 92-12-09 M. A. Frye B Changes in accordance with NOR 5962-R07193. 93-01-22 M. A. Frye C Added one device type, made format changes, and editorial changes throughout. 94-01-27 M. A. Frye D Boilerplate up

2、date, part of 5 year review. ksr 07-02-21 Joseph Rodenbeck E Updated 1.2.1. Updated 4.2c. Updated boilerplate to current requirements. Added CAGE Code 0C7V7. lhl 12-07-27 Charles F. Saffle THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. REV SHEET REV E SHEET 15 REV STATUS REV E E E E E E

3、 E E E E E E E E OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Kenneth S. Rice DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING CHECKED BY Charles Reusing THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPRO

4、VED BY Michael A. Frye MICROCIRCUIT, MEMORY, DIGITAL, CMOS, EE PROGRAMMABLE ARRAY LOGIC, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 89-11-18 AMSC N/A REVISION LEVEL E SIZE A CAGE CODE 67268 5962-89840 SHEET 1 OF 15 DSCC FORM 2233 APR 97 5962-E375-12 Provided b

5、y IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MI

6、L-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-89840 01 L A Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3

7、) 1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function Access time 01 20V8-30 20-input, 8-output, EE CMOS, architecturally 30 generic, programmable AND-OR array 02 20V8-20 20-input, 8-output, EE CMOS, architecturally 20 generi

8、c, programmable AND-OR array 03 20V8-15 20-input, 8-output, EE CMOS, architecturally 15 generic, programmable AND-OR array 04 20V8-10 20-input, 8-output, EE CMOS, architecturally 10 generic, programmable AND-OR array 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as

9、 follows: Outline letter Descriptive designator Terminals Package style L GDIP3-T24 or CDIP4-T24 24 Dual-in-line package 3 CQCC1-N28 28 Square chip carrier package 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage range . -0

10、.5 V dc to +7.0 V dc Input voltage range applied -2.5 V dc to VCC + 1.0 V dc 1/ Off-state output voltage range applied . -2.5 V dc to VCC + 1.0 V dc 1/ Storage temperature range -65C to +150C Maximum power dissipation (PD) 2/ 1.5 W Lead temperature (soldering, 10 seconds) +260C Thermal resistance, j

11、unction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) +175C Data retention 10 years (minimum) Endurance 100 erase/write cycles (minimum) 1/ Minimum input voltage is -0.5 V dc which may undershoot to -2.5 V dc for pulses less than 20 ns. 2/ Must withstand the added PD due to short circuit

12、 test, e.g., IOS. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions. Sup

13、ply voltage range (VCC) 4.5 V dc to 5.5 V dc High level input voltage range (VIH) 2.0 V dc to VCC + 1.0 V dc Low level input voltage range (VIL) VSS -0.5 V dc to +0.8 V dc High level output current (IOH) -2.0 mA maximum Low level output current (IOL) 12 mA maximum Case operating temperature range (T

14、C) -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicita

15、tion or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF D

16、EFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robins Avenue, Building 4D, Philadelphia,

17、PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained

18、. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit,

19、 or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions

20、shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table (unprogrammed devices). The truth tables for u

21、nprogrammed devices shall be as specified on figure 2. 3.2.4 Programmed devices. The requirements for supplying programmed devices are not a part of this drawing. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 59

22、62-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 4 DSCC FORM 2234 APR 97 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating t

23、emperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers

24、PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes

25、Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for de

26、vice class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DL

27、A Land and Maritime-VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A s

28、hall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime-VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Land and Maritime-VA, DLA Land and Maritime-VAs agent

29、, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from I

30、HS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions Device Group A Limits Unit -55C TC +125C types subgroups VSS = 0 V, 4.5 V VCC

31、5.5 V Min Max unless otherwise specified Input leakage current ILX 0.0 V VIN VCC 01-03, 1,2,3 -10 +10 A 04 -100 +10 Bidirectional pin II/O/Q 0.0 V VI/O/Q VCC 01-03 1,2,3 -10 +10 A leakage current 04 -100 +10 Output low voltage VOL VCC = 4.5 V, IOL = 12 mA, All 1,2,3 0.5 V VIN = VIH or VIL Output hig

32、h voltage VOH VCC = 4.5 V, IOH = -2.0 mA, All 1,2,3 2.4 V VIN = VIH or VIL Input low voltage 1/ VIL All 1,2,3 VSS 0.8 V -0.5 Input high voltage 1/ VIH All 1,2,3 2.0 VCC V +1.0 Operating power ICC VIL = 0.5 V, VIH = 3.0 V, All 1,2,3 130 mA supply current ftog = 25 MHz Output short circuit IOS VCC = 5

33、.0 V, VOUT = 0.5 V, All 1 -30 -150 mA current 2/ TA = +25C, see 4.3.1e Input capacitance CIN VCC = 5.0 V, VI = 2.0 V, All 4 8.0 pF f = 1.0 MHz, TA = +25C, see 4.3.1c Bidirectional pin CI/O/Q VCC = 5.0 V, VI/O/Q = 2.0 V, All 4 10 pF capacitance f = 1.0 MHz, TA = +25C, see 4.3.1c Functional tests see

34、4.3.1d 7,8A,8B All See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 6 DSCC FORM 2234 APR 97 TABLE I.

35、Electrical performance characteristics - Continued. Test Symbol Conditions Device Group A Limits Unit -55C TC +125C types subgroups VSS = 0 V, 4.5 V VCC 5.5 V Min Max unless otherwise specified Input or feedback to tPD VCC = 4.5 V, see figures 01 9,10,11 3.0 30 ns nonregistered output 3 and 4 3/ 02

36、3.0 20 03 3.0 15 04 2.0 10 Clock to output delay tCO 01 9,10,11 2.0 20 ns 4/ 02 2.0 15 03 2.0 12 04 1.0 7 Input to output enable tEA1 01 9,10,11 30 ns 02 20 03 15 04 10 Input to output register tEA2 01 9,10,11 25 ns enable 4/ 02 18 03 15 04 10 See footnotes at end of table. Provided by IHSNot for Re

37、saleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions

38、Device Group A Limits Unit -55C TC +125C type sub- VSS = 0 V, 4.5 V VCC 5.5 V groups Min Max unless otherwise specified Input to output disable 5/ tER1 VCC = 4.5 V, see figures 01 9,10,11 30 ns 3 and 4 3/ 02 20 03 15 04 10 Input to output register tER2 01 9,10,11 25 ns disable 4/ 5/ 02 18 03 15 04 1

39、0 Clock frequency without fCLK1 01 9,10,11 0.0 33.3 MHz feedback 4/ 02 0.0 41.6 03 0.0 50.0 04 0.0 62.5 Clock frequency with fCLK2 01 9,10,11 0.0 22.2 MHz feedback 4/ 02 0.0 33.3 03 0.0 41.6 04 0.0 58.8 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitt

40、ed without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89840 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions Device Group A Limits Unit -55C TC +125C type sub- VSS = 0 V, 4.5 V VCC 5.5 V groups Min Max unless otherwise specified Input or feedback setup tS VCC = 4.5 V, see figures 01 9,10,11 25 ns time, before rising 3 and 4 3/ clock 4/