DLA SMD-5962-88560 REV B-2006 MICROCIRCUIT MEMORY DIGITAL ECL 64-BIT RAM MONOLITHIC SILICON《硅单片64位内存发光数字存储微电路》.pdf
《DLA SMD-5962-88560 REV B-2006 MICROCIRCUIT MEMORY DIGITAL ECL 64-BIT RAM MONOLITHIC SILICON《硅单片64位内存发光数字存储微电路》.pdf》由会员分享,可在线阅读,更多相关《DLA SMD-5962-88560 REV B-2006 MICROCIRCUIT MEMORY DIGITAL ECL 64-BIT RAM MONOLITHIC SILICON《硅单片64位内存发光数字存储微电路》.pdf(14页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R018-92 92-05-28 Michael A. Frye B Boilerplate update, part of 5 year review. ksr 06-11-21 Raymond Monnin THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. REV SHET REV SHET REV STATUS REV B B B B B B
2、 B B B B B B B OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Monica L. Poelking DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Raymond Monnin COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED B
3、Y Michael A. Frye AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 88-11-01 MICROCIRCUIT, MEMORY, DIGITAL, ECL, 64-BIT RAM, MONOLITHIC SILICON AMSC N/A REVISION LEVEL B SIZE A CAGE CODE 67268 5962-88560 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E007-07 .Provided by IHSNot for ResaleNo
4、reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88560 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 com
5、pliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-88560 01 E A Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device t
6、ype(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function Access time 01 10545 64-bit (16 x 4) ECL RAM 18 ns 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Termi
7、nals Package style E GDIP1-T16 or CDIP2-T16 16-lead dual-in-line package F GDFP2-F16 or CDFP3-F16 16-lead flat package 2 CQCC1-N20 20-terminal square chip carrier package 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage ran
8、ge (VCC= 0.0 V)- -8.0 V dc to 0.0 V dc Base input voltage range (VCC= 0.0 V)- 0.0 V dc to -8.0 V dc Output source current (IO): Continuous - 500 LFPM of +25C, +125C or -55C (as applicable) air blowing on the unit in a transverse direction with power applied for at least four (4) minutes before the r
9、eading is taken. This method was used for theoretical limit establishment only. 2/ The high and low level output current varies with temperature, and can be calculated using the following formulas: IOH= (-2 V - VOH)/100 and IOL= (-2 V - VOL)/100. 3/ The DC rapid test forcing functions and limits are
10、 used for all DC testing. These limits are determined for each device type based on the power dissipation and package type. The rapid test (delta V) limits and forcing functions are skewed allowing rapid testing to be performed at standard temperatures without the addition of delta Ts. 4/ The minimu
11、m limits are included for design purposes only. If not tested, are guaranteed to the limits specified in TABLE I. 5/ Transition times if not tested are guaranteed to the limits specified in TABLE I. TABLE II. Electrical test requirements. MIL-STD-883 test requirements Subgroups (per method 5005, tab
12、le I) Interim electrical parameters (method 5004) 1 Final electrical test parameters (method 5004) 1*, 2, 3, 7*, 8A, 8B, 9 Group A test requirements (method 5005) 1, 2, 3, 7, 8A, 8B, 9, 10, 11 Groups C and D end-point electrical parameters (method 5005) 1, 2, 3 * indicates PDA applies to subgroups 1
13、 and 7. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88560 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 9 DSCC FORM 2234 APR 97 Device types All Case outlines E and F 2 T
14、erminal number Terminal symbol 1 Q1 NC 2 Q0 Q1 3 CS Q0 4 D1 CS 5 D0 D1 6 A3 NC 7 A2 D0 8 VEEA3 9 A1 A2 10 A0 VEE11 D2 NC 12 D3 A1 13 WE A0 14 Q3 D2 15 Q2 D3 16 VCCNC 17 WE 18 Q3 19 Q2 20 VCCPin description CS A0 A3 D0 D3 Q0 Q3 WE NC Chip select input Address inputs Data inputs Data outputs Write ena
15、ble input No connection FIGURE 1. Terminal connections. Input Output Mode CS WE Dn Qn Write “0“ L L L L Write “1“ L L H L Read L H X Q Disabled H X X L H = High voltage level L = Low voltage level X = Irrelevant Q = No change FIGURE 2. Truth table . Provided by IHSNot for ResaleNo reproduction or ne
16、tworking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88560 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 10 DSCC FORM 2234 APR 97 Notes: 1. CL 5 pF. CLincludes probe and jig capacitance. 2. All input pulses have the following cha
17、racteristics: Duty cycle = 50 percent, tTHL= tTLH= 2.0 0.2 ns (20% to 80%) 3. VIH= -0.9 V and VIL= -1.7 V 4. Unused outputs are connected through 100 to -2 V. 5. Timing delays should be de-rated 30 ps/pF for capacitance loads up to 50 pF. FIGURE 3. Test circuit and switching waveforms. Provided by I
18、HSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88560 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 11 DSCC FORM 2234 APR 97 FIGURE 3. Test circuit and switching waveforms - Continued. Pr
19、ovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88560 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 12 DSCC FORM 2234 APR 97 3.6 Certificate of compliance. A certificate of com
20、pliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLASMD596288560REVB2006MICROCIRCUITMEMORYDIGITALECL64BITRAMMONOLITHICSILICON 单片 64 内存 发光 数字 存储 电路 PDF

链接地址:http://www.mydoc123.com/p-699233.html