DLA SMD-5962-12202 REV A-2013 MICROCIRCUIT LINEAR SYNCHRONOUS BUCK REGULATOR MONOLITHIC SILICON.pdf
《DLA SMD-5962-12202 REV A-2013 MICROCIRCUIT LINEAR SYNCHRONOUS BUCK REGULATOR MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA SMD-5962-12202 REV A-2013 MICROCIRCUIT LINEAR SYNCHRONOUS BUCK REGULATOR MONOLITHIC SILICON.pdf(35页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add case outline Y. Delete device class M references. Delete footnote 6/ and add two footnotes under paragraph 1.3. Make corrections to dimensions A, D, E, e, and L to case X as specified under figure 1. - ro 13-06-13 C. SAFFLE REV SHEET REV A A
2、A A A A A A A A A A A A A A A A A A SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 REV STATUS REV A A A A A A A A A A A A A A OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY RICK OFFICER DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritim
3、e.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY RAJESH PITHADIA APPROVED BY CHARLES F. SAFFLE MICROCIRCUIT, LINEAR, SYNCHRONOUS BUCK REGULATOR, MONOLITHIC SILICON DRAWING APPROVAL DATE 12-05-23 AMSC N/A
4、 REVISION LEVEL A SIZE A CAGE CODE 67268 5962-12202 SHEET 1 OF 34 DSCC FORM 2233 APR 97 5962-E366-13 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-12202 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVIS
5、ION LEVEL A SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or I
6、dentifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 R 12202 01 V X A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Device class designat
7、or Case outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(
8、s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 ISL70002SEH Synchronous buck regulator 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device
9、 requirements documentation Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style X See figure 1 64 Quad flat pack Y See figure 1 64 Quad flat
10、pack with heat sink 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-12202 DLA LAND AND MARITIME COLUMBUS, OHIO 4
11、3218-3990 REVISION LEVEL A SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ AVDD AGND 0.3 V to AGND + 6.2 V DVDD DGND 0.3 V to DGND + 6.2 V LXx, PVINx PGNDx 0.3 V to PGNDx + 6.2 V 3/ AVDD AGND, DVDD DGND PVINx PGNDx 0.3 V Signal pins AGND 0.3 V to AVDD + 0.3 V 4/ Digital control pin
12、s . DGND 0. 3 V to DVDD + 0.3 V 5/ PGOOD . DGND 0.3 V to DGND + 6.2 V Soft start (SS) DGND 0.3 V to DGND + 2.5 V Power dissipation (PD) : Case outline X: TA = +25C 3.67 W TA = +125C . 0.73 W TC = +25C 83.3 W TC = +125C 16.6 W Case outline Y: TA = +25C 7.34 W TA = +125C . 1.46 W TC = +25C 178.5 W TC
13、= +125C 35.6 W Operating junction temperature range (TJ) -55C to +150C Lead temperature (soldering, 10 seconds) +260C Storage temperature range -65C to +150C Thermal resistance, junction-to-case (JC) : Case outline X . 1.5C/W 6/ Case outline Y . 0.7C/W 7/ Thermal resistance, junction-to-ambient (JA)
14、 : Case outline X . 34C/W 8/ Case outline Y . 17C/W 9/ _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. Absolute maximum ratings assume operation in a heavy ion environme
15、nt. 2/ Unless otherwise specified, VIN= AVDD = DVDD = PVINx = EN = FSEL = M/S = SCO = SC1 = 3 V to 5.5 V and GND = AGND = DGND = PGNDx = ISHx = ISHCOM = ISHEN = ISHREFx = ISHSL = TDI = TD0 = TPGM = 0 V. 3/ The 6.2 V absolute maximum rating must be met for a 20 MHz bandwidth limited observation at th
16、e device pins. In addition, for a 600 MHz bandwidth limited observation, the peak transient voltage on PVINx (measured to PGNDx) must be less than 7.1 V with a duration above 6.2 V of less than 10 ns, and the peak transient voltage on LXx (measured to PGNDx) must be less than 7.9 V with a duration a
17、bove 6.2 V of less than 10 ns. 4/ EN, FB, ISHx, ISHREFx, OCx, OCSSx, PORSEL, and REF pins. 5/ FSEL, GND, ISHCOM, ISEN, ISHEN, ISHRSL, M/S, SYNC, SC0, SC1, TDI, TDO, and TPGM pins. 6/ For JC, the case temperature location is the center of the package underside. 7/ For JC, the case temperature locatio
18、n is the center of the exposed metal heatsink on the package underside. 8/ JAis measured in free air with the component mounted on a high effective thermal conductivity test board. 9/ JAis measured in free air with the component mounted on a high effective thermal conductivity test board with direct
19、 attach features. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-12202 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 4 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions. 2/
20、AVDD AGND + 3 V to 5.5 V DVDD DGND + 3 V to 5.5 V PVINx PGNDx + 3 V to 5.5 V AVDD AGND, DVDD DGND PVINx PGNDx 0.1 V Signal pins . AGND to AVDD 4/ Digital control pins . DGND to DVDD 5/ REF, SS Internally set GND, TDI, TDO, TPGM . DGND ILXx ( TJ +150C ) 0 A to 1.2 A Ambient operating temperature rang
21、e (TA) . -55C to +125C 1.5 Radiation features. Maximum total dose available (dose rate = 50 300 rads(Si)/s) 100 krads(Si) 10/ Maximum total dose available (dose rate 0.01 rads(Si)/s) . 50 krads(Si) 10/ Single event phenomenon (SEP): Destructive single event effects (SEE): No SEL occurs at effective
22、linear energy transfer (LET) (see 4.4.4.4) 86 MeV/(mg/cm2) 11/ No SEB observed at effective linear energy transfer (LET) (fluence = 2.4 x 107ions/cm2) 86 MeV/(mg/cm2) 11/ Nondestructive single event effects (SEE): No SET observed at effective LET (LX pulse perturbation 1, at output current 14 A at 1
23、.0 V) 86 MeV/(mg/cm2) 11/ Single event functional interrupt (SEFI) configured as current share master and slave mode. No SEFI observed at surface LET (VIN= 5.5 V, cross-section = 3.03 x 10-8 cm2) 43 MeV/(mg/cm2)11/ No SEFI observed at surface LET (VIN= 3.0 V, cross-section = 2.26 x 10-8 cm2) . 43 Me
24、V/(mg/cm2)11/ _ 10/ The device type 01 radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD-883, method 1019, condition A to a maximum total dose of 100 krads(Si), and condition D to a maximum total dose of 50 krads(Si). 11/ Limits are ch
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLASMD596212202REVA2013MICROCIRCUITLINEARSYNCHRONOUSBUCKREGULATORMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-698512.html