DLA DSCC-VID-V62 12636-2012 MICROCIRCUIT LINEAR SINGLE SUPPLY LOW POWER FET INPUT OPERATIONAL AMPLIFIER MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 12636-2012 MICROCIRCUIT LINEAR SINGLE SUPPLY LOW POWER FET INPUT OPERATIONAL AMPLIFIER MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 12636-2012 MICROCIRCUIT LINEAR SINGLE SUPPLY LOW POWER FET INPUT OPERATIONAL AMPLIFIER MONOLITHIC SILICON.pdf(17页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE APPROVED Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/A PREPARED BY RICK OFFICER DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dl
2、a.mil/ Original date of drawing YY-MM-DD CHECKED BY RAJESH PITHADIA TITLE MICROCIRCUIT, LINEAR, SINGLE SUPPLY, LOW POWER FET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON 12-09-14 APPROVED BY CHARLES F. SAFFLE SIZE A CODE IDENT. NO. 16236 DWG NO. V62/12636 REV PAGE 1 OF 17 AMSC N/A 5962-V098-12 Pr
3、ovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12636 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance single supply, low p
4、ower field effect transistor (FET) input operational microcircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number fo
5、r identifying the item on the engineering documentation: V62/12636 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 AD822 Single supply, low power FET input operational amplifier 1.2.2 Case
6、outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 8 MS-012-AA Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Materia
7、l A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12636 REV PAGE 3 1.3 Absolute max
8、imum ratings. 1/ Supply voltage range (VS) 18 V Input voltage (VIN) +VS+ 0.2 V to VS 20 V Output short duration . Indefinite Differential input voltage . 30 V Internal power dissipation (PD) 156.25 mW typical Maximum junction temperature (TJ) 150C Storage temperature range (TSTG) . -65C to +150C Lea
9、d temperature (soldering, 60 seconds) . +260C 1.4 Recommended operating conditions. 2/ Supply voltage range (VS) 15 V Operating temperature range (TA) -55C to +125C 1.5 Thermal characteristics. Thermal resistance, junction to case (JC) . 43C/W Thermal resistance, junction to ambient (JA) 160C/W 1/ S
10、tresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to abs
11、olute-maximum-rated conditions for extended periods may affect device reliability. 2/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stat
12、ed limits. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12636 REV PAGE 4 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (
13、Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein an
14、d as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recomm
15、ended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shal
16、l be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/1263
17、6 REV PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions VS= 0 V, 5 V, VCM= 0 V, VOUT= 0.2 V, unless otherwise specifiedTemperature, TA Device type Limits Unit Min Max DC performance. Initial offset voltage VIO+25C 01 0.8 mV -55C to +125C 1.2 Initial offset voltage dri
18、ft VIO-55C to +125C 01 2 typical V/ C Input bias current IIBVCM= 0 V to 4 V +25C 01 25 pA -55C to +125C 6 nA Input offset current IIO+25C 01 20 pA -55C to +125C 0.5 typical nA Open loop gain AO VOUT= 0.2 V to 4 V, RL= 100 k +25C 01 500 V/mV -55C to +125C 400 VOUT= 0.2 V to 4 V, RL= 10 k +25C 80 -55C
19、 to +125C 80 VOUT= 0.2 V to 4 V, RL= 1 k +25C 15 -55C to +125C 10 Noise/harmonic performance. Input voltage noise NV f = 0.1 Hz to 10 Hz +25C 01 2 typical Vpp f = 10 Hz 25 typical nV / Hz f = 100 Hz 21 typical f = 1 kHz 16 typical f = 10 kHz 13 typical Input current noise NI f = 0.1 Hz to 10 Hz +25C
20、 01 18 typical fApp f = 1 kHz 0.8 typical fA /Hz Harmonic distortion VOUT= 0.25 V to 4.75 V, +25C 01 -93 typical dB f = 10 kHz, RL= 10 k to 2.5 V See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COL
21、UMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12636 REV PAGE 6 TABLE I. Electrical performance characteristics Continued. 1/ Test Symbol Conditions VS= 0 V, 5 V, VCM= 0 V, VOUT= 0.2 V unless otherwise specifiedTemperature, TA Device type Limits Unit Min Max Dynamic performance. Unity gain freq
22、uency +25C 01 1.8 typical MHz Full power response VOUTpp = 4.5 V +25C 01 210 typical kHz Slew rate SR +25C 01 3 typical V/s Settling time tSTo 0.1%, VOUT= 0.2 V to 4.5 V +25C 01 1.4 typical s To 0.01%, VOUT= 0.2 V to 4.5 V 1.8 typical Matching characteristics. Initial offset voltage VIO+25C 01 1.0 m
23、V -55C to +125C 1.6 Initial offset voltage drift VIO+25C 01 3 typical V/ C Input bias current IIB+25C 01 20 pA Crosstalk CT At f = 1 kHz, RL= 5 k +25C 01 -130 typical dB At f = 100 kHz, RL= 5 k -93 typical Input characteristics. Input voltage range 2/ -55C to +125C 01 -0.2 +4 V Common mode rejection
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV62126362012MICROCIRCUITLINEARSINGLESUPPLYLOWPOWERFETINPUTOPERATIONALAMPLIFIERMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689360.html