DLA DSCC-VID-V62 06644 REV A-2012 MICROCIRCUIT LINEAR LOW DROPOUT VOLTAGE REGULATOR MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 06644 REV A-2012 MICROCIRCUIT LINEAR LOW DROPOUT VOLTAGE REGULATOR MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 06644 REV A-2012 MICROCIRCUIT LINEAR LOW DROPOUT VOLTAGE REGULATOR MONOLITHIC SILICON.pdf(12页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate paragraphs to current requirements. - ro 12-06-06 C. SAFFLE CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE
2、 REV PAGE REV STATUS OF PAGES REV A A A A A A A A A A A A PAGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY RICK OFFICER DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY-MM-DD CHECKED BY TOM HESS TITLE MICROCIRCUIT, LINEAR, LOW DROPOUT VOLTAGE REGULATOR, MONOLI
3、THIC SILICON 06-07-28 APPROVED BY RAYMOND MONNIN SIZE A CODE IDENT. NO. 16236 DWG NO. V62/06644 REV A PAGE 1 OF 12 AMSC N/A 5962-V058-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT
4、NO. 16236 DWG NO. V62/06644 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance low dropout voltage regulator microcircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturer
5、s PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/06644 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device
6、 type Generic Output voltages Circuit function 01 TPS73201-EP 1.2 V 1/ Low dropout voltage regulator 02 TPS73215-EP 1.5 V Low dropout voltage regulator 03 TPS73216-EP 1.6 V Low dropout voltage regulator 04 TPS73218-EP 1.8 V Low dropout voltage regulator 05 TPS73225-EP 2.5 V Low dropout voltage regul
7、ator 06 TPS73230-EP 3.0 V Low dropout voltage regulator 07 TPS73233-EP 3.3 V Low dropout voltage regulator 08 TPS73250-EP 5.0 V Low dropout voltage regulator 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 5 MO-178-AA Pla
8、stic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1/ For fixed 1.2 V operation, tie FB to
9、OUT. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06644 REV A PAGE 3 1.3 Absolute maximum ratings. 2/ Input voltage range (VIN) . -0.3 V to 6 V Enable voltage r
10、ange (VEN) . -0.3 V to 6 V Output voltage range (VOUT) . -0.3 V to 5.5 V Peak output current Internally limited Output short circuit duration . Indefinite Continuous total power dissipation (PD) See 1.5, dissipation ratings table Storage temperature range (TSTG) -65C to +150C Electrostatic discharge
11、 rating (ESD): Human body model 2 kV Charged device model . 500 V 1.4 Recommended operating conditions. 3/ Ambient temperature range (TA) -55C to +125C 1.5 Power dissipation ratings. 4/ Package Board RJCRJADerating factor above TA= 25C TA 25C power rating TA= 70C power rating TA= 85C power rating TA
12、= 125C power rating Case X Low K 5/ 64C/W 255C/W 3.9 mW/C 450 mW 275 mW 215 mW 58 mW High K 6/ 64C/W 180C/W 5.6 mW/C 638 mW 388 mW 305 mW 83 mW 2/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional oper
13、ation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 3/ Use of this product beyond the manufacturers design rules or state
14、d parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. 4/ See power dissipation in the applications section of the vendor datasheet for more information related to thermal design. 5/ The JEDEC Low
15、-K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board. 6/ The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copp
16、er traces on the top and bottom of the board. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06644 REV A PAGE 4 2. APPLICABLE DOCUMENTS JEDEC Solid State Technolo
17、gy Association JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the JEDEC Office, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permane
18、ntly and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A
19、 and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensi
20、ons are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Block diagrams. The block diagrams shall be as shown in figure 3. Provided by IHSNot for
21、ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06644 REV A PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions 2/Temperature, TADevice type Limits Unit Min
22、 Max Input voltage range VIN3/ -55C to +125C All 1.7 5.5 V Internal reference VFB+25C 01 1.198 1.21 V Output voltage range VOUT4/ -55C to +125C 01 VFB5.5 - VDOV Accuracy 3/ VOUTNominal +25C All 0.5 typical % VIN, IOUT, and T, VOUT+ 0.5 V VIN 5.5 V, 10 mA IOUT 250 mA -55C to +125C All -1 +1 % Line re
23、gulation 3/ VOUT% / VINVOUT(nom)+ 0.5 V VIN 5.5 V +25C All 0.01 typical %/V Load regulation VOUT% / 1 mA IOUT 250 mA +25C All 0.002 typical %/mA IOUT10 mA IOUT 250 mA 0.0005 typical Dropout voltage 5/ VDO(VIN= VOUT(nom) 0.1 V), IOUT= 250 mA -55C to +125C All 150 mV Output impedance in dropout ZO(DO)
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV6206644REVA2012MICROCIRCUITLINEARLOWDROPOUTVOLTAGEREGULATORMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689233.html