DLA DSCC-VID-V62 06621 REV C-2010 MICROCIRCUIT DIGITAL SINGLE SCHMITT TRIGGER BUFFER MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 06621 REV C-2010 MICROCIRCUIT DIGITAL SINGLE SCHMITT TRIGGER BUFFER MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 06621 REV C-2010 MICROCIRCUIT DIGITAL SINGLE SCHMITT TRIGGER BUFFER MONOLITHIC SILICON.pdf(12页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONSLTR DESCRIPTION DATE APPROVEDA Correct the device package top-side markings on the last sheet. Update boilerplate to current requirements. - CFS 07-07-10 Thomas M. Hess B Interchange between case outline X and Y to reflect manufacturer order. - phn 10-08-10 Thomas M. Hess C Reverse case ou
2、tline X and Y, back to as revision A. - phn 10-12-15 Thomas M. Hess Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV C C B B B B C C B B B C PAGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY Phu H. Nguyen DLA LAND AND MARITIME COLUMBUS, OHIO 43
3、218-3990 Original date of drawing YY MM DD CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, DIGITAL, SINGLE SCHMITT TRIGGER BUFFER, MONOLITHIC SILICON 06-05-17 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/06621 REV C PAGE 1 OF 12 AMSC N/A 5962-V026-11 Provided by IHSNot for Resale
4、No reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06621 REV C PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance single Schmitt trigger buffer microcircuit, w
5、ith an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/06621 -
6、 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LVC1G17-EP Single Schmitt Trigger buffer 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins J
7、EDEC PUB 95 Package style X 5 MO-178 Plastic small outlineY 5 MO-203 Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plateC Gold plateD PalladiumE
8、 Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06621 REV B PAGE 3 1.3 Absolute maximum ratings. 1/ Supply voltage range ( VCC) -0.5 V to 6.5 V
9、 Input voltage range ( VI) -0.5 V to 6.5 V 2/ Voltage range applied to any output in the high impedance or power off state ( VO) -0.5 V to 6.5 V Voltage range applied to any output in the high or low state ( VO) -0.5 V to VCC+0.5 V 2/ 3/ Input clamp current ( IIK) ( VI 0 ) -50 mA Output clamp curren
10、t ( IOK) ( VO 0 ) -50 mA Continuous output current ( IO) . 50 mA Continuous current through VCCor GND . 100 mA Package thermal impedance ( JA), Case outline Y . 252C/W 4/ Storage temperature range (TSTG) . -65C to 150C 1.4 Recommended operating conditions. 5/ Supply voltage range ( VCC): Operating 1
11、.65 V to 5.5 V Data retention only . 1.5 V minimum Input voltage ( VI) . 0 V to 5.5 V Output voltage (VO) 0 to VCCMaximum high level output current ( IOH): VCC= 1.65 V -4 mA VCC= 2.3 V -8 mA VCC= 3 V . -16 mA VCC= 3 V . -24 mA VCC= 4.5 V -32 mA Maximum low level output current ( IOL): VCC= 1.65 V 4
12、mA VCC= 2.3 V 8 mA VCC= 3 V . 16 mA VCC= 3 V . 24 mA VCC= 4.5 V 32 mA Operating free-air temperature range ( TA) -55C to +125C 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the dev
13、ice at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output voltage ratings may be exceeded if the input and output curre
14、nt ratings are observed. 3/ This value of VCC is provided in the recommended operating conditions stable. 4/ The package thermal impedance is calculated in accordance with JESD 51-7. 5/ All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Provided by IHSNot fo
15、r ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06621 REV B PAGE 4 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should
16、 be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers
17、 name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and
18、 electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outlines. The case outlines shall be as shown in 1.2.2 and f
19、igure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Function table. The Function table shall be as shown in figure 3. 3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4. 3.5.5 Load circuit and timing waveforms. The load circuit and tim
20、ing waveforms shall be as shown in figures 5-6. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06621 REV B PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test S
21、ymbol Conditions -55C TA 125C unless otherwise specified VCCLimits Unit Min Max Positive going input threshold voltage VT+1.65 V to 4.5 V 0.76 1.13 V 2.3 V 1.08 1.56 3.0 V 1.48 1.92 4.5 V 2.19 2.74 5.5 V 2.65 3.33 Negative going input threshold voltage VT+1.65 V to 4.5 V 0.35 0.59 V 2.3 V 0.56 0.88
22、3.0 V 0.89 1.2 4.5 V 1.51 1.97 5.5 V 1.88 2.4 Hysteresis (VT+- VT-) VT1.65 V to 4.5 V 0.36 0.64 V 2.3 V 0.45 0.78 3.0 V 0.51 0.83 4.5 V 0.58 0.93 5.5 V 0.69 1.04 High level output voltage VOHIOH= -100 mA 1.65 V to 4.5 V VCC 0.1 V IOH= -4 mA 2.3 V 1.2 IOH= -8 mA 3.0 V 1.9 IOH= -16 mA 2.4IOH= -24 mA 4
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV6206621REVC2010MICROCIRCUITDIGITALSINGLESCHMITTTRIGGERBUFFERMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689229.html