DLA DSCC-VID-V62 06605 REV A-2013 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS DUAL POSITIVE-EDGE-TRIGGERED DTYPE FLIP-FLOP MONOLITHIC SILICON.pdf
《DLA DSCC-VID-V62 06605 REV A-2013 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS DUAL POSITIVE-EDGE-TRIGGERED DTYPE FLIP-FLOP MONOLITHIC SILICON.pdf》由会员分享,可在线阅读,更多相关《DLA DSCC-VID-V62 06605 REV A-2013 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS DUAL POSITIVE-EDGE-TRIGGERED DTYPE FLIP-FLOP MONOLITHIC SILICON.pdf(10页珍藏版)》请在麦多课文档分享上搜索。
1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate to current MIL-PRF-38535 requirements. - PHN 13-12-11 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing
2、 REV PAGE REV PAGE REV STATUS OF PAGES REV A A A A A A A A A A PAGE 1 2 3 4 5 6 7 8 9 10 PMIC N/A PREPARED BY Charles F. Saffle DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing CHECKED BY Charles F. Saffle TITLE MICROCIRCUIT, DIGITAL, LOW VOLTAGE CMOS, DUAL POSITIVE
3、-EDGE-TRIGGERED D-TYPE FLIP-FLOP, MONOLITHIC SILICON YY-MM-DD 06-02-15 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/06605 REV A PAGE 1 OF 10 AMSC N/A 5962-V018-14 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY C
4、ENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06605 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance dual positive-edge-triggered D-type flip-flop microcircuit, with an operating temperature range of -55C to +125C. 1.2 Ve
5、ndor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/06605 - 01 X E Drawing Device type Case outline Lead finish number
6、 (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LV74A-EP Dual positive-edge-triggered D-type flip-flop 1.2.2 Case outlines. The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 14 MO-153 Plastic s
7、mall-outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Provided by IHSNot for ResaleNo reproduction or netwo
8、rking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06605 REV A PAGE 3 1.3 Absolute maximum ratings. 1/ Supply voltage range (VCC) . -0.5 V to 7 V Input voltage range (VI) . -0.5 V to 7 V 2/ Output voltage range (VO) . -
9、0.5 V to VCC+ 0.5 V 2/ 3/ Voltage range applied to any output in the high-impedance or power-off state (VO) . -0.5 V to 7 V 2/ Input clamp current (IIK) (VI 0) -20 mA Output clamp current (IOK) (VO 0) . -50 mA Continuous output current (IO) (VO= 0 to VCC) 25 mA Continuous current through VCCor GND .
10、 50 mA Package thermal impedance (JA) . 113C/W 4/ Storage temperature range (TSTG) . -65C to 150C 1.4 Recommended operating conditions. 5/ Supply voltage range (VCC) . 2 V to 5.5 V Minimum high level input voltage (VIH): VCC= 2 V . 1.5 V VCC= 2.3 V to 2.7 V . VCCx 0.7 V VCC= 3 V to 3.6 V VCCx 0.7 V
11、VCC= 4.5 V to 5.5 V . VCCx 0.7 V Maximum low level input voltage (VIL): VCC= 2 V . 0.5 V VCC= 2.3 V to 2.7 V . VCCx 0.3 V VCC= 3 V to 3.6 V VCCx 0.3 V VCC= 4.5 V to 5.5 V . VCCx 0.3 V Input voltage range (VI) . 0.0 V to 5.5 V Output voltage range (VO) . 0.0 V to VCCMaximum high level output current
12、(IOH): VCC= 2 V . -50 A VCC= 2.3 V to 2.7 V . -2 mA VCC= 3 V to 3.6 V -6 mA VCC= 4.5 V to 5.5 V . -12 mA Maximum low level output current (IOL): VCC= 2 V . 50 A VCC= 2.3 V to 2.7 V . 2 mA VCC= 3 V to 3.6 V 6 mA VCC= 4.5 V to 5.5 V . 12 mA Maximum input transition rise or fall rate (t/v): VCC= 2.3 V
13、to 2.7 V . 200 ns/V VCC= 3 V to 3.6 V 100 ns/V VCC= 4.5 V to 5.5 V . 20 ns/V Operating free-air temperature range (TA) -55C to +125C _ 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of
14、 the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output negative-voltage ratings may be exceeded if the input
15、 and output current ratings are observed. 3/ This value is limited to 5.5 V maximum. 4/ The package thermal impedance is calculated in accordance with JESD 51-7. 5/ All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Provided by IHSNot for ResaleNo reproducti
16、on or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06605 REV A PAGE 4 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEP95 Registered and Standard Outlines for Semiconductor Devices
17、JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201-2107). 3. REQUIREMENTS 3.1 Markin
18、g. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers par
19、t number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construct
20、ion, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Truth table. The truth table shall be as shown in figure 2. 3.5.3 Logic diagram. The logic diagram shall be as shown in figure 3. 3.5.4 Terminal con
21、nections. The terminal connections shall be as shown in figure 4. 3.5.5 Test circuit and timing waveforms. The test circuit and timing waveforms shall be as shown in figure 5. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COL
22、UMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06605 REV A PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions VCCTemperature, TALimits Unit Min Max High level output voltage VOHIOH= -50 A 2 V to 5.5 V 25C, -55C to 125C VCC 0.1 V IOH= -2 mA 2.3 V 2 IOH= -6
- 1.请仔细阅读文档,确保文档完整性,对于不预览、不比对内容而直接下载带来的问题本站不予受理。
- 2.下载的文档,不会出现我们的网址水印。
- 3、该文档所得收入(下载+内容+预览)归上传者、原创作者;如果您是本文档原作者,请点此认领!既往收益都归您。
下载文档到电脑,查找使用更方便
10000 积分 0人已下载
下载 | 加入VIP,交流精品资源 |
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- DLADSCCVIDV6206605REVA2013MICROCIRCUITDIGITALLOWVOLTAGECMOSDUALPOSITIVEEDGETRIGGEREDDTYPEFLIPFLOPMONOLITHICSILICONPDF

链接地址:http://www.mydoc123.com/p-689218.html