DLA DSCC-VID-V62 04613 REV C-2012 MICROCIRCUIT DIGITAL PC CARD CONTROLLERS MONOLITHIC SILICON.pdf

《DLA DSCC-VID-V62 04613 REV C-2012 MICROCIRCUIT DIGITAL PC CARD CONTROLLERS MONOLITHIC SILICON.pdf》由会员分享，可在线阅读，更多相关《DLA DSCC-VID-V62 04613 REV C-2012 MICROCIRCUIT DIGITAL PC CARD CONTROLLERS MONOLITHIC SILICON.pdf（14页珍藏版）》请在麦多课文档分享上搜索。

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add new device case outline Y. Update boilerplate to current revision. - CFS 04-08-24 Thomas M. Hess B Correct lead finish on last page. -CFS 05-11-08 Thomas M. Hess C Update boilerplate paragraphs to current requirements. - phn 12-02-14 Thomas M. Hess CURR

2、ENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV C C C C C C C C C C C C C C PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Phu H

3、. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, DIGITAL, PC CARD CONTROLLERS, MONOLITHIC SILICON YY MM DD 04-02-12 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/04613 REV C PAGE 1 OF 14 AMS

4、C N/A 5962-V030-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high

5、 performance PC Card controllers microcircuit, with an operating temperature range of -40C to +85C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the ite

6、m on the engineering documentation: V62/04613 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). 1/ Device type Generic Circuit function 01 PCI1520-EP PC card controllers 1.2.2 Case outline(s). The case outlines are as specified her

7、ein. Outline letter Number of pins JEDEC PUB 95 Package style X 209 Plastic ball grid array Y 208 JEDEC MO-136 Plastic quad flatpack 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder di

8、p B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings. 2/ Supply voltage range, (VCC) . -0.5 V to +4.6 V Clamping voltage range, (VCCP, VCCA, VCCB) . -0.5 V to +6.0 V Input voltage range, (VI): PCI, miscellaneous . -0.5 V to VCCP+0.5 V Card A -0.5 V

9、to VCCA+0.5 V Card B -0.5 V to VCCB+0.5 V Fail safe . -0.5 V to VCC+0.5 V Output voltage range (VO): PCI, miscellaneous . -0.5 V to VCCP+0.5 V Card A -0.5 V to VCCA+0.5 V Card B -0.5 V to VCCB+0.5 V Fail safe . -0.5 V to VCC+0.5 V Input clamp current, IIK(VIVCC) . 20 mA 3/ Output clamp current, IOK(

10、VOVCC) . 20 mA 4/ Storage temperature range, (TSTG) -65C to +150C 1/ Users are cautioned to review the manufacturers data manual for additional user information relating to this device. 2/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These ar

11、e stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Provided by IHSNot for Resa

12、leNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 3 1.4 Recommended operating conditions. 5/ Operation Min Max Unit Core voltage, (VCC) Commercial 3.3 V 3.0 3.6 V PCI and misc

13、ellaneous I/O clamp voltage, (VCCP) Commercial 3.3 V 3.0 3.6 V 5.0 V 4.75 5.25 PC Card I/O clamp voltage, (VCCA, VCCB) Commercial 3.3 V 3.0 3.6 V 5.0 V 4.75 5.25 High level input voltage, (VIH) 6/ PCI 3.3 V 0.5VCCPVCCPV 5.0 V 2.0 VCCPPC Card 3.3 V 0.475VCC(A/B)VCC(A/B)5.0 V 2.4 VCC(A/B)Miscellaneous

14、 7/ 2.0 VCCLow level input voltage, (VIL) 6/ PCI 3.3 V 0 0.3VCCPV 5.0 V 0 0.8 PC Card 3.3 V 0 0.325VCC(A/B)5.0 V 0 0.8 Miscellaneous 7/ 0 0.8 Input voltage, (VI) PCI 0 VCCPV PC Card 0 VCC(A/B)Miscellaneous 7/ 0 VCCOutput voltage, (VO) 8/ PCI 0 VCCV PC Card 0 VCCMiscellaneous 7/ 0 VCCInput transition

15、 time, (tt) (trand tf) PCI and PC Card 1 4 ns Miscellaneous 7/ 0 6 Operating ambient temperature range, (TA) PCI15201 -40 85 C 3/ Applies for external input and bidirectional buffers. VI VCCdoes not apply to fail safe terminals. PCI terminals and miscellaneous terminals are measured with respect to

16、VCCPinstead of VCC. PC Card terminals are measured with respect to VCCAor VCCB. The limit specified applies for a dc conditions. 4/ Applies for external output and bidirectional buffers. VO VCCdoes not apply to fail safe terminals. PCI terminals and miscellaneous terminals are measured with respect

17、to VCCPinstead of VCC. PC Card terminals are measured with respect to VCCAor VCCB. The limit specified applies for a dc conditions. 5/ Unused terminals (input or I/O) must be held high or low to prevent them from floating. 6/ Applies to external inputs and bidirectional buffers without hysteresis. 7

18、/ Miscellaneous terminals are 15, 56, 68, 75, 83, 124, 137, 144, 158, and 177 for the PDV packaged device, and C11, C15, G18, H05, J15, L18, P07, P09, U08, and U11 for the GHK packaged device ( SUSPEND , GRST , CDx , and VSx terminals). 8/ Applies to external output buffers. Provided by IHSNot for R

19、esaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 4 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEDEC PUB 95 Registered and Standard Outlines f

20、or Semiconductor Devices (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer

21、s part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical

22、characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.

23、5.1 Case outlines. The case outlines shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Block diagram. The block diagram shall be as specified in figure 3. Provided by IHSNot for ResaleNo reproduction or networking permi

24、tted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Test condition -40C TA+85C 3.0 V VCC 3.6 V 3.0 V VCC(P/A/B) 3.6 V 2/ 4.75 V VCC(P/A/B) 5.25 V 3/

25、 unless otherwise noted Operation Limits Unit Min Max High level output voltage PCI VOHIOH= -0.5 mA 2/ 0.9VCCV IOH= -2.0 mA 3/ 2.4 SPKROUT IOH= -0.5 mA 2/ 0.9VCCIOH= -1.0 mA 3/ 2.4 PC Card IOH= -0.15 mA 2/ 0.9VCCIOH= -0.15 mA 3/ 2.4 Miscellaneous IOH= -4.0 mA VCC-0.6 Low level output voltage PCI VOL

26、IOL= 1.5 mA 2/ 0.1VCCIOL= 6.0 mA 3/ 0.55 PC Card IOL= 0.7 mA 2/ 0.1VCCIOL= 0.7 mA 3/ 0.55 SPKROUT IOL= 1.0 mA 2/ 0.1VCCIOL= 1.0 mA 3/ 0.55 Miscellaneous IOL= 4.0 mA 0.5 High impedance, low level output current Output terminals IOZLVI = VCC4/ -1 A 5/ -1 High impedance, high level output current Outpu

27、t terminals IOZHVI = VCC 6/ 4/ 10 5/ 25 Low level input current Input terminals IILVI= GND -1 I/O terminals -10 Pullup terminals -330 High level input current Input terminals IIHVI = VCC 7/ 4/ 10 5/ 20 I/O terminals 4/ 10 5/ 25 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduct

28、ion or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 6 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Alternate Symbol Test condition -40C TA+85C 3.0 V VCC 3.6 V 3

29、.0 V VCC(P/A/B) 3.6 V 2/ 4.75 V VCC(P/A/B) 5.25 V 3/ unless otherwise noted Limits Unit Min Max PCI Clock/Reset timing requirements Cycle time, PCLK tctcyc30 ns Pulse duration (width), PCLK high tw(H)thigh11 Pulse duration (width), PCLK low tw(L)tlow11 Slew rate, PCLK tr, tfv/t 1 4 V/ns Pulse durati

30、on (width), PRST twtrst1 ms Setup time, PCLK active at end of PRST tsutrst-clk100 s PCI Timing Requirements Propagation delay time 8/ PCLK to shared signal valid delay time tpdtvalCL= 50 pF 8/ 11 ns PCLK to shared signal invalid delay time tinv2 Enable time, high impedance to active delay time from

31、PCLK tenton2 Disable time, active to high impedance delay time from PCLK tdistoff28 Setup time before PCLK valid tsutsu7 Hold time after PCLK high thth0 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperatur

32、e range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ For 3.3 V operation. 3/ For 5.0 V operation. 4/ For 3

33、.6 V operation. 5/ For 5.25 V operation. 6/ For PCI and miscellaneous terminals, VI= VCCP. For PC Card terminals, VI= VCC(A/B). 7/ For I/O terminals, input leakage (IILand IIH) includes IOZleakage of the disabled output. 8/ PCI shared signals are AD31-AD0, C/ 3BE -C/ 0BE , FRAME , TRDY , IRDY , STOP

34、 , IDSEL, DEVSEL , and PAR. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 7 Case X Millimeters Symbol Min Max A 1.40 A1 0.35 0.45 A2 0.08 0.12 A

35、3 0.85 0.95 b 0.45 0.55 D/E 15.90 16.10 D1/E1 14.40 TYP e 0.80 TYP Notes: 1. All linear dimensions are in millimeters. 2. This drawing is subject to change without notice. FIGURE 1. Case outlines. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFEN

36、SE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 8 Case Y Millimeters Symbol Min Max A 1.35 1.45 A1 1.60 A2 0.25 TYP b 0.17 0.27 c 0.13 NOM D/E 29.90 30.10 D1/E1 27.95 28.05 D2/E2 25.50 TYP e 0.50 TYP L 0.45 0.75 Notes: 1. All linear dimensions are i

37、n millimeters. 2. This drawing is subject to change without notice. 3. Falls within JEDEC MO-136. FIGURE 1. Case outlines - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO

38、. 16236 DWG NO. V62/04613 REV C PAGE 9 Case X Term. No. Signal Name Term. No. Signal Name Term. No. Signal Name CardBus PC Card 16-Bit CP Card CardBus PC Card 16-Bit CP Card CardBus PC Card 16-Bit CP Card A4 AD12 AD12 D1 AD10 AD10 G1 VCCVCCA5 PAR PAR D19 MFUNC0 MFUNC0 G2 AD0 AD0 A6 GND GND E1 GND GN

39、D G3 AD1 AD1 A7 VCCVCCE2 AD7 AD7 G5 AD4 AD4 A8 AD18 AD18 E3 AD9 AD9 G6 C/ 0BE C/ 0BE A9 GND GND E5 NC NC G14 A_CAD28 A_D8 A10 VCCPVCCPE6 AD14 AD14 G15 A_CAD30 A_D9 A11 AD29 AD29 E7 PERR PERR G17 A_CAD27 A_D0 A12 VCCVCCE8 FRAME FRAME G18 A_ 2CCD A_ 2CD A13 REQ REQ E9 AD19 AD19 G19 VCCVCCA14 GND GND E

40、10 IDSEL IDSEL H1 B_CAD1 B_D4 A15 MFUNC5 MFUNC5 E11 AD27 AD27 H2 B_CAD2 B_D11 A16 MFUNC1 MFUNC1 E12 AD31 AD31 H3 B_CAD0 B_D3 B5 AD15 AD15 E13 OUT_RI / PME OUT_RI / PME H5 B_ 1CCD B_ 1CD B6 STOP STOP E14 MFUNC2 MFUNC2 H6 AD2 AD2 B7 IRDY IRDY E17 DATA DATA H14 A_CSTSCHG A_BVD1(STSCHG / RI ) B8 AD17 AD

41、17 E18 LATCH LATCH H15 A_ CCLKRUN A_WP( 16IOIS ) B9 AD22 AD22 E19 A_CAD13 A_CAD13 H17 A_CAUDIO A_BVD2( SPKR ) B10 AD24 AD24 F1 AD3 AD3 H18 A_ CSERR A_ WAIT B11 AD28 AD28 F2 AD5 AD5 H19 A_ CINT A_READY( IREQ ) B12 AD11 AD11 F3 AD6 AD6 J1 B_CAD4 B_D12 B13 GNT GNT F5 AD8 AD8 J2 B_CAD3 B_D5 B14 C/ 3BE C

42、/ 3BE F6 C/ 1BE C/ 1BE J3 B_CAD6 B_D13 B15 MFUNC4 MFUNC4 F7 DEVSEL DEVSEL J5 B_CAD5 B_D6 C5 AD13 AD13 F8 C/ 2BE C/ 2BE J6 B_RSVD B_D14 C6 SERR SERR F9 AD20 AD20 J14 A_CAD26 A_A0 C7 TRDY TRDY F10 AD23 AD23 J15 A_CVS1 A_ 1VS C8 AD16 AD16 F11 AD26 AD26 J17 A_CAD25 A_A1 C9 AD21 AD21 F12 AD25 AD25 J18 A_

43、CAD24 A_A2 C10 PCLK PCLK F13 MFUNC3/IRQSER MFUNC3/IRQSER J19 VCCVCCC11 GRST GRST F14 SPKROUT SPKROUT K1 GND GND C12 AD30 AD30 F15 CLOCK CLOCK K2 B_CAD7 B_D7 C13 PRST PRST F17 A_RSVD A_D2 K3 B_CAD8 B_D15 C14 MFUNC6/ CLKRUN MFUNC6/ CLKRUN F18 A_CAD29 A_D1 K5 B_CC/ 0BE B_ 1CE C15 SUSPEND SUSPEND F19 GN

44、D GND K6 B_CAD9 B_A10 FIGURE 2. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04613 REV C PAGE 10 Case X Continued. Term. No. Signal Name T

45、erm. No. Signal Name Term. No. Signal Name CardBus PC Card 16-Bit CP Card CardBus PC Card 16-Bit CP Card CardBus PC Card 16-Bit CP Card K14 A_CC/ 3BE A_ REG P1 GND GND U5 B_CAD18 B_A7 K15 A_CAD23 A_A3 P2 B_ CSTOP B_A20 U6 B_CAD21 B_A5 K17 A_ CREQ A_ INPCK P3 B_ CDEVSEL B_A21 U7 B_CC/ 3BE B_ REG K18

46、A_CAD22 A_A4 P5 B_ CIRDY B_A15 U8 B_CVS1 B_ 1VS K19 VR_PORT VR_PORT P6 B_CCLK B_A16 U9 B_CSTSCHG B_BVD1( STSCHG / RI ) L1 EN_VR EN_VR P7 B_CVS2 B_ 2VS U10 B_CAD29 B_D1 L2 B_CAD10 B_ 2CE P8 B_CAD23 B_A3 U11 A_ 1CCD A_ 1CD L3 B_CAD11 B_ OE P9 B_ 2CCD B_ 2CD U12 A_CAD3 A_D5 L5 B_CAD13 B_ IORD P10 B_RSV

47、D B_D2 U13 A_CAD7 A_D7 L6 B_CAD12 B_A11 P11 A_CAD0 A_D3 U14 A_CAD10 A_ 2CE L14 A_CAD21 A_A5 P12 A_CAD6 A_D13 U15 A_CAD14 A_A9 L15 A_ CRST A_RESET P13 A_CAD8 A_D15 V5 B_CAD20 B_A6 L17 A_CAD20 A_A6 P14 A_CAD12 A_A11 V6 B_CAD22 B_A4 L18 A_CVS2 A_ 2VS P15 A_CPAR A_A13 V7 B_CAD24 B_A2 L19 A_CAD19 A_A25 P

48、17 A_ CSTOP A_A20 V8 B_ CINT B_READY( )IREQ M1 B_CAD15 B_ IOWR P18 A_ CGNT A_ WE V9 B_CAUDIO B_BVD2( SPKR ) M2 B_CAD14 A_A9 P19 VCCAVCCAV10 B_CAD28 B_D8 M3 B_CAD16 B_A17 R1 VCCBVCCBV11 B_CAD31 B_D10 M5 B_RSVD B_A18 R2 B_ CTRDY B_A22 V12 A_CAD4 A_D12 M6 B_CC/ 1BE B_A8 R3 B_ CFRAME B_A23 V13 A_RSVD A_D14 M14 A_CCLK A_A16 R6 B_CAD19 B_A25 V14 A_CC/ 0BE A_ 1CE M15 A_ CFRAME A_A23 R7 B_