ISO IEC 24739-3-2010 Information technology - AT Attachment with Packet Interface-7 - Part 3 Serial transport protocols and physical interconnect (ATA ATAPI-7 V.pdf

《ISO IEC 24739-3-2010 Information technology - AT Attachment with Packet Interface-7 - Part 3 Serial transport protocols and physical interconnect (ATA ATAPI-7 V.pdf》由会员分享，可在线阅读，更多相关《ISO IEC 24739-3-2010 Information technology - AT Attachment with Packet Interface-7 - Part 3 Serial transport protocols and physical interconnect (ATA ATAPI-7 V.pdf（256页珍藏版）》请在麦多课文档分享上搜索。

1、 ISO/IEC 24739-3 Edition 1.0 2010-03 INTERNATIONAL STANDARD Information technology AT attachment with packet interface-7 Part 3: Serial transport protocols and physical interconnect (ATA/ATAPI-7 V3) ISO/IEC 24739-3:2010(E) THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright 2010 ISO/IEC, Geneva, Switz

2、erland All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IECs member National Committee in the countr

3、y of the requester. If you have any questions about ISO/IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information. IEC Central Office 3, rue de Varemb CH-1211 Geneva 20

4、Switzerland Email: inmailiec.ch Web: www.iec.ch About the IEC The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies. About IEC publications The technical conte

5、nt of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published. Catalogue of IEC publications: www.iec.ch/searchpub The IEC on-line Catalogue enables you to search by a variety of criteria (re

6、ference number, text, technical committee,). It also gives information on projects, withdrawn and replaced publications. IEC Just Published: www.iec.ch/online_news/justpub Stay up to date on all new IEC publications. Just Published details twice a month all new publications released. Available on-li

7、ne and also by email. Electropedia: www.electropedia.org The worlds leading online dictionary of electronic and electrical terms containing more than 20 000 terms and definitions in English and French, with equivalent terms in additional languages. Also known as the International Electrotechnical Vo

8、cabulary online. Customer Service Centre: www.iec.ch/webstore/custserv If you wish to give us your feedback on this publication or need further assistance, please visit the Customer Service Centre FAQ or contact us: Email: csciec.ch Tel.: +41 22 919 02 11 Fax: +41 22 919 03 00 ISO/IEC 24739-3 Editio

9、n 1.0 2010-03 INTERNATIONAL STANDARD Information technology AT attachment with packet interface-7 Part 3: Serial transport protocols and physical interconnect (ATA/ATAPI-7 V3) INTERNATIONAL ELECTROTECHNICAL COMMISSION XE ICS 35.200 PRICE CODE ISBN 2-8318-1083-6 2 24739-3 ISO/IEC:2010(E) CONTENTS FOR

10、EWORD.12 INTRODUCTION.13 1 Scope.14 2 Normative references .14 3 Terms and definitions, abbreviations and conventions 14 3.1 Terms and definitions 14 3.2 Abbreviations 21 3.3 Conventions 22 3.3.1 General .22 3.3.2 Precedence .22 3.3.3 Lists 23 3.3.4 Keywords 23 3.3.5 Numbering.24 3.3.6 Signal conven

11、tions 24 3.3.7 Bit conventions24 3.3.8 State diagram conventions 24 3.3.9 Timing conventions25 3.3.10 Byte ordering for data transfers .26 4 General operational requirements.28 5 I/O register descriptions .28 6 Command descriptions .28 7 Parallel interface physical and electrical requirements28 8 Pa

12、rallel interface signal assignments and descriptions .28 9 Parallel interface general operating requirements of the physical, data link, and transport layers 28 10 Parallel interface register addressing28 11 Parallel interface transport protocols 29 12 Parallel interface timing29 13 Serial interface

13、 general overview29 13.1 Overview.29 13.2 Sub-module operation .30 13.3 Parallel ATA emulation31 13.3.1 General .31 13.3.2 Software reset .32 13.3.3 Device 0-only emulation 32 13.3.4 Device 0/Device 1 emulation (optional)33 14 Serial interface physical layer.34 14.1 Overview.34 14.1.1 General .34 14

14、.1.2 List of services 34 14.2 Connectors specifications35 14.2.1 Overview .35 14.2.2 General descriptions35 14.2.3 Connector drawings.37 14.2.4 Connector pinouts .44 24739-3 ISO/IEC:2010(E) 3 14.2.5 Backplane connector configuration and blind-mating tolerance45 14.2.6 Connector locations.45 14.2.7 C

15、onnector conformance requirements .49 14.3 Cable assemblies 55 14.4 Phy (physical layer electronics) .56 14.4.1 Physical plant as a system 56 14.4.2 Bit error rate testing 60 14.4.3 Frame error rate testing.61 14.4.4 Test requirements, non-compliant patterns62 14.4.5 Test requirements, compliant fra

16、me patterns.62 14.4.6 Test requirements, loopback .62 14.4.7 Test Method for Data Rate Frequency Variation, SSC Profile 63 14.4.8 Block diagram .63 14.4.9 Electrical specifications.65 14.4.10 Frame error-rate measurements68 14.4.11 Receiver Differential voltage .68 14.4.12 Receiver Common-mode volta

17、ge.68 14.4.13 Transmitter Differential voltage68 14.4.14 Transmitter Common-mode voltage.68 14.4.15 Rise/fall times .68 14.5 Electrical features .69 14.5.1 Definitions .69 14.5.2 Differential voltage/timing (EYE) diagram 70 14.5.3 Spread spectrum clocking (SSC) .73 14.5.4 Common-mode biasing75 14.5.

18、5 Matching .75 14.5.6 Out of band signalling76 14.6 Elasticity buffer management 94 14.7 BIST (Built in self test) 94 14.7.1 General .94 14.7.2 Loopback testing .94 15 Serial interface Link layer.97 15.1 Overview.97 15.1.1 General .97 15.1.2 Frame transmission .97 15.1.3 Frame receipt 97 15.2 Encodi

19、ng method 98 15.2.1 General .98 15.2.2 Notation and conventions 98 15.2.3 Character code99 15.2.4 Transmission summary106 15.2.5 Reception107 15.3 Transmission method 108 15.4 Primitives 109 15.4.1 Overview.109 15.4.2 Primitive descriptions 110 15.4.3 Primitive encoding.111 15.4.4 ALIGN primitive.11

20、1 15.4.5 CONT primitive112 4 24739-3 ISO/IEC:2010(E) 15.4.6 DMAT primitive113 15.4.7 EOF primitive 114 15.4.8 HOLD/HOLDA primitives .114 15.4.9 PMREQ_P, PMREQ_S, PMACK, and PMNAK primitives .116 15.4.10 R_ERR primitive116 15.4.11 R_IP primitive116 15.4.12 R_OK primitive116 15.4.13 R_RDY primitive116

21、 15.4.14 SOF primitive 116 15.4.15 SYNC primitive116 15.4.16 WTRM primitive.116 15.4.17 X_RDY primitive116 15.4.18 Examples 116 15.5 CRC calculation 120 15.6 Scrambling 121 15.6.1 Frame content scrambling .121 15.6.2 Repeated primitive suppression.121 15.6.3 Link layer state diagrams.121 16 Serial i

22、nterface Transport layer.139 16.1 Transport layer overview .139 16.1.1 General .139 16.1.2 FIS construction 139 16.1.3 FIS decomposition.139 16.2 Frame Information Structure (FIS) .139 16.2.1 Overview.139 16.2.2 Payload content 139 16.2.3 FIS types.140 16.2.4 Register, Device to Host141 16.2.5 Set D

23、evice Bits - Device to Host143 16.2.6 DMA Activate, Device to Host144 16.2.7 First Party DMA Setup, Device to Host or Host to Device (bidirectional) 145 16.2.8 BIST Activate, bidirectional .146 16.2.9 PIO Setup, Device to Host.148 16.2.10 Data, Host to Device or Device to Host (bidirectional) .150 1

24、6.3 Host transport states .151 16.3.1 Host transport idle state diagram.151 16.3.2 Host Transport transmit command FIS diagram.153 16.3.3 Host Transport transmit control FIS diagram .154 16.3.4 Host Transport transmit First Party DMA Setup, Device to Host or Host to Device FIS state diagram 155 16.3

25、.5 Host Transport transmit BIST Activate FIS 156 16.3.6 Host Transport decompose Register FIS diagram157 16.3.7 Host Transport decompose a Set Device Bits FIS state diagram .158 16.3.8 Host Transport decompose a DMA Activate FIS diagram and DMA Data Transfer 158 16.3.9 Host Transport decompose a PIO

26、 Setup FIS state diagram .161 16.3.10 Host Transport decompose a First Party DMA Setup FIS state diagram.164 16.3.11 Host transport decompose a BIST Activate FIS state diagram .165 24739-3 ISO/IEC:2010(E) 5 16.4 Device transport states167 16.4.1 Device transport idle state diagram .167 16.4.2 Device

27、 Transport send Register, Device to Host state diagram168 16.4.3 Device Transport send Set Device Bits FIS state diagram .169 16.4.4 Device Transport transmit PIO Setup, Device to Host FIS state diagram.170 16.4.5 Device Transport transmit DMA Activate FIS state diagram.170 16.4.6 Device Transport t

28、ransmit First Party DMA Setup, Device to Host FIS state diagram171 16.4.7 Device Transport transmit Data, Device to Host FIS diagram 172 16.4.8 Device Transport transmit BIST Activate FIS diagram .174 16.4.9 Device Transport decompose Register, Host to Device state diagram.176 16.4.10 Device Transpo

29、rt decompose Data (Host to Device) FIS state diagram.177 16.4.11 Device Transport decompose First Party DMA Setup FIS, Host to Device or Device to Host state diagram.178 16.4.12 Device Transport decompose a BIST Activate FIS state diagram.179 17 Serial interface Device Command Layer Protocol .180 17

30、.1 COMRESET or SRST sent by Host.180 17.2 Power-on and COMRESET protocol diagram 180 17.3 Device Idle protocol182 17.4 Software reset protocol.185 17.5 EXECUTE DEVICE DIAGNOSTIC command protocol .187 17.6 DEVICE RESET command protocol 188 17.7 Non-data command protocol.188 17.8 PIO data-in command p

31、rotocol189 17.9 PIO data-out command protocol190 17.10 DMA data-in command protocol192 17.11 DMA data out command protocol 193 17.12 PACKET protocol195 17.13 READ DMA QUEUED command protocol200 17.14 WRITE DMA QUEUED command protocol 201 18 Host command layer state diagram.204 18.1 Overview.204 18.2

32、 Device Emulation of nIEN with Interrupt Pending.207 19 Serial interface host adapter register interface .208 19.1 Overview.208 19.2 SStatus, SError and SControl registers .209 19.2.1 General .209 19.2.2 SStatus register.209 19.2.3 SError register.210 19.2.4 SControl register .211 20 Serial interfac

33、e error handling 212 20.1 Architecture.212 20.2 Phy error handling overview 213 20.2.1 Error detection.213 20.2.2 Error control actions 214 20.2.3 Error reporting.214 6 24739-3 ISO/IEC:2010(E) 20.3 Link error handling overview214 20.3.1 Error detection.214 20.3.2 Error control actions 215 20.3.3 Err

34、or reporting.216 20.4 Transport error handling216 20.4.1 Overview .216 20.4.2 Error detection.216 20.4.3 Error control actions 217 20.4.4 Error reporting.218 20.5 Software error handling overview 218 20.5.1 General .218 20.5.2 Error detection.218 20.5.3 Error control actions 219 Annex A (informative

35、) Command Set summary 220 Annex B (informative) Design and programming considerations for large physical sector devices.220 Annex C (informative) Device determination of cable type220 Annex D (informative) Signal integrity and UDMA guide.220 Annex E (informative) Register selection address summary.2

36、20 Annex F (informative) SAMPLE code for Serial CRC Scrambling .221 F.1 CRC calculation221 F.1.1 Overview.221 F.1.2 Maximum frame size .221 F.1.3 Example code for CRC algorithm.221 F.1.4 Example CRC implementation output 224 F.2 Scrambling calculation224 F.2.1 Overview.224 F.2.2 Example code for scr

37、ambling algorithm .224 F.2.3 Example scrambler implementation .227 F.3 Example frame .228 Annex G (nformative) FIS Type field value selection .229 G.1 Overview 229 G.2 Type field values 229 Annex H (informative) Physical Layer implementation examples 230 H.1 Cable construction example230 H.2 Contact

38、 material and plating.231 H.3 Relationship of frequency to the jitter specification .231 H.4 Sampling BER and jitter formulas .232 H.5 DC and AC coupled transmitter examples.233 H.6 OOB signal and squelch detector examples235 Annex I (informative) Command Processing example.238 I.1 Non-data commands

39、.238 I.1.1 General .238 I.1.2 Legacy DMA read by host from device.238 I.1.3 Legacy DMA write by host to device238 I.1.4 PIO data read from the device.239 24739-3 ISO/IEC:2010(E) 7 I.1.5 PIO data write to the device 239 I.1.6 READ DMA QUEUED example240 I.1.7 WRITE DMA QUEUED example 241 I.1.8 ATAPI P

40、ACKET commands with PIO data-in .241 I.1.9 ATAPI PACKET commands with PIO data out .242 I.1.10 ATAPI PACKET commands with DMA data-in243 I.1.11 ATAPI PACKET commands with DMA data-out244 I.1.12 First Party DMA read of host memory by device 245 I.1.13 First Party DMA write of host memory by device245

41、 I.2 Odd word count considerations.245 I.2.1 General .245 I.2.2 Legacy DMA read from target for odd word count246 I.2.3 Legacy DMA write by host to target for odd word count .246 I.2.4 PIO data read from the device.246 I.2.5 PIO data write to the device 247 I.2.6 First Party DMA read of host memory

42、by device 247 I.2.7 First Party DMA write of host memory by device247 Bibliography249 Figure 1 ATA document relationships.13 Figure 2 State diagram convention.25 Figure 3 Byte, word and DWORD relationships 28 Figure 4 Standard ATA device connectivity29 Figure 5 The serial implementation of ATA conne

43、ctivity .30 Figure 6 Communication layers31 Figure 7 Serial implementation connector examples.36 Figure 8 Device plug connector part 1 of 2.37 Figure 9 Device plug connector part 2 of 2.38 Figure 10 Non-Latching Signal Cable receptacle connector interface dimensions 39 Figure 11 Optional Latching Si

44、gnal Cable Receptacle connector interface dimensions.40 Figure 12 Host plug connector interface dimension41 Figure 13 Host receptacle connector interface dimensions.42 Figure 14 Non-Latching Power cable receptacle connector interface dimensions .43 Figure 15 Optional Latching Power Cable Receptacle4

45、3 Figure 16 Connector pair blind-mate misalignment tolerance .45 Figure 17 Device-backplane mating configuration 45 Figure 18 Device plug connector location on 95 mm (3.5”) device46 Figure 19 Device plug connector location on 65 mm (2.5”) device47 Figure 20 Recommended host plug spacing for Non-Latc

46、hing Connectors .48 Figure 21 Recommended host plug connector clearance and Orientation for Optional Latching Connectors.49 Figure 22 Signals and grounds assigned in direct connect and cabled .56 Figure 23 Low transition density pattern.58 Figure 24 Half-rate / quarter-rate high transition density p

47、attern 58 Figure 25 Low-frequency spectral content pattern59 Figure 26 Simultaneous switching outputs patterns59 8 24739-3 ISO/IEC:2010(E) Figure 27 Composite patterns 60 Figure 28 Compliant test patterns 62 Figure 29 Physical plant overall block diagram.64 Figure 30 Signal rise and fall times 68 Fi

48、gure 31 Transmit test fixture .69 Figure 32 Receive test fixture 69 Figure 33 Voltage / timing margin base diagram 70 Figure 34 Jitter output/tolerance mask .71 Figure 35 Jitter measurement example 73 Figure 36 Triangular frequency modulation profile74 Figure 37 Spectral fundamental frequency compar

49、ison 74 Figure 38 Out of band signals 76 Figure 39 Host phy initialization state machine (States HP1-HP13)78 Figure 40 Device phy initialization state machine (States DP1-DP12) 83 Figure 41 COMRESET sequence .87 Figure 42 COMINIT sequence89 Figure 43 Power-on sequence .91 Figure 44 ON to Partial/Slumber, host initiated 92 Figure 45 ON to Partial/Slumber, device initiated.93 Figure 46 Loopback, far-end retimed95 Figure 47 Loopback,