SMPTE ST 427-2009 Link Encryption for 1 5 Gb s Serial Digital Interface.pdf

《SMPTE ST 427-2009 Link Encryption for 1 5 Gb s Serial Digital Interface.pdf》由会员分享，可在线阅读，更多相关《SMPTE ST 427-2009 Link Encryption for 1 5 Gb s Serial Digital Interface.pdf（34页珍藏版）》请在麦多课文档分享上搜索。

1、 SMPTE 427-2009Link Encryption for 1.5 Gb/s1Serial Digital Interface 1Nominal total Bit Rate SMPTE STANDARD Page 1 of 34 pages Table of Contents Page Foreword . 3 Intellectual Property 3 1 Scope . 4 2 Conformance Notation . 4 3 Normative References . 4 4 Introduction 5 5 Encryption/Decryption Engine

2、 7 5.1 AES Core and Parallel (12Bit)-Parallel (20-Bit) Converter 7 5.2 Stream Converter . 7 5.2.1 Filling period 8 5.2.2 Active picture period . 8 5.3 Encryption Modulator . 8 5.4 Encryption Demodulator 10 6 Link Encryption Key (LE_Key) . 10 6.1 LE_Key Generation 10 6.2 LE_Key Distribution 10 6.3 LE

3、_Key Change Timing . 10 7 Link Encryption Key Message (LEKM) and Link Encryption Key Payload (LEKP) 11 7.1 Overview 11 7.2 Maximum Recipient Processing Delay for LEKM Updates 12 7.3 Link Encryption Key Message Structure (LEKM) . 12 7.3.1 Algorithm_type 13 7.3.2 LE_Key ID . 13 7.3.3 SHA1_digest . 13

4、7.3.4 LEKP_len 14 7.3.5 ELEKP_len 14 7.3.6 ELEKP_data 14 7.4 Link Encryption Key Payload (LEKP) Structure . 14 7.4.1 Not_valid_after 15 7.4.2 LE_attribute_len 15 7.4.3 LE_attribute_data 15 Copyright 2009 by THE SOCIETY OF MOTION PICTURE AND TELEVISION ENGINEERS 3 Barker Avenue, White Plains, NY 1060

5、1 (914) 761-1100 Approved March 11, 2009 SMPTE 427-2009 7.4.4 LE_Key ID . 15 7.4.5 LE_Key_type (Dynamic) 16 7.4.6 LE_Key_len . 16 7.4.7 LE_Key 16 7.5 LEKM Distribution through 1.5 Gb/s Serial Interface(s) . 16 8 AES Input 18 8.1 AES Input Items . 18 8.2 AES Input and Stream Converter Change Timing .

6、 18 8.2.1 Change timing for the first active picture line 18 8.2.2 Change timing for other active picture lines 19 9 Link Encryption Metadata . 21 9.1 Link Encryption Metadata Items 21 9.2 Data Structure of the Link Encryption Metadata 21 9.3 Ancillary Data Specification 22 Annex A Probability of FI

7、FO being Unfilled and Vacant (Informative) . 23 A.1 Probability of FIFO (64 stages) being Unfilled During an Example Filling Period (100 Samples) 23 A.2 Probability of FIFO (64 stages) being Empty During an Example Horizontal Active Picture Period (e.g. 2048 Samples) 23 Annex B System Behavior Under

8、 Error Conditions (Informative) 24 B.1 Repetition of Link Encryption Metadata 24 B.2 Behavior in the Absence of Link Encryption Metadata . 24 B.3 Recovery from Link Loss . 24 B.4 “Hot Switching” Between Program Streams . 24 B.5 Resistance to Line Noise 24 Annex C Consideration of Frame Rates, P, PsF

9、 and I (Informative) . 25 C.1 Frame Rates 25 C.2 Progressive, Progressive Segmented Frame (PsF) and Interlace . 25 Annex D Ancillary Packet Structure of LEKM and Link Encryption Metadata (Informative) 26 Annex E Stream Converter FIFO 1st Write Data at Filling Period and 65th Write Data at Active Pic

10、ture Periods (Informative) 27 Annex F Test Vector Description (Informative) 29 Annex G Index of Acronyms and Terms Used (Informative) 34 Page 2 of 34 pages SMPTE 427-2009 Foreword SMPTE (the Society of Motion Picture and Television Engineers) is an internationally-recognized standards developing org

11、anization. Headquartered and incorporated in the United States of America, SMPTE has members in over 80 countries on six continents. SMPTEs Engineering Documents, including Standards, Recommended Practices and Engineering Guidelines, are prepared by SMPTEs Technology Committees. Participation in the

12、se Committees is open to all with a bona fide interest in their work. SMPTE cooperates closely with other standards-developing organizations, including ISO, IEC and ITU. SMPTE Engineering Documents are drafted in accordance with the rules given in Part XIII of its Administrative Practices. SMPTE Sta

13、ndard 427 was prepared by Technology Committee DC28. Intellectual Property SMPTE draws attention to the fact that it is claimed that compliance with this Standard may involve the use of one or more patents or other intellectual property rights (collectively, “IPR“). The Society takes no position con

14、cerning the evidence, validity, or scope of this IPR. Each holder of claimed IPR has assured the Society that it is willing to License all IPR it owns, and any third party IPR it has the right to sublicense, that is essential to the implementation of this Standard to those (Members and non-Members a

15、like) desiring to implement this Standard under reasonable terms and conditions, demonstrably free of discrimination. Each holder of claimed IPR has filed a statement to such effect with SMPTE. Information may be obtained from the Director, Standards and Engineering at SMPTE Headquarters. Attention

16、is also drawn to the possibility that elements of this Standard may be subject to IPR other than those identified above. The Society shall not be responsible for identifying any or all such IPR. Page 3 of 34 pages SMPTE 427-2009 1 Scope This Standard defines a method for providing secure transmissio

17、n of digital pictures over a transport conforming to SMPTE 292. Encryption of data in H-ANC and V-ANC data regions is not defined by this standard This document also defines the Link Encryption metadata to synchronize the encryption and decryption processes, and a Link Encryption Key Message to carr

18、y Link Encryption keys for decryption over the 1.5Gb/s interface 2 Conformance Notation Normative text is text that describes elements of the design that are indispensable or contains the conformance language keywords: “shall“, “should“, or “may“. Informative text is text that is potentially helpful

19、 to the user, but not indispensable, and can be removed, changed, or added editorially without affecting interoperability. Informative text does not contain any conformance keywords. All text in this document is, by default, normative, except: the Introduction, any section explicitly labeled as “Inf

20、ormative“ or individual paragraphs that start with “Note:” The keywords “shall“ and “shall not“ indicate requirements strictly to be followed in order to conform to the document and from which no deviation is permitted. The keywords, “should“ and “should not“ indicate that, among several possibiliti

21、es, one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain possibility or course of action is deprecated but not prohibited. The keywords “may“ and “ne

22、ed not“ indicate courses of action permissible within the limits of the document. The keyword “reserved” indicates a provision that is not defined at this time, shall not be used, and may be defined in the future. The keyword “forbidden” indicates “reserved” and in addition indicates that the provis

23、ion will never be defined in the future. 3 Normative References The following standards contain provisions which, through reference in this text, constitute provisions of this recommended practice. At the time of publication, the editions indicated were valid. All standards are subject to revision,

24、and parties to agreements based on this recommended practice are encouraged to investigate the possibility of applying the most recent edition of the standards indicated below. SMPTE 291M-2006, Television Ancillary Data Packet and Space Formatting SMPTE 292-2008, 1.5Gb/s Signal/Data Serial Interface

25、 SMPTE 372-2009, Dual Link 1.5 Gb/s Digital Interface for 1920 1080 and 2048 1080 Picture Formats SMPTE 425-2008, 3 Gb/s Signal/Data Serial Interface Source Image Format Mapping AES, FIPS PUB 197, Advanced Encryption Standard. U.S. Department of Commerce/National Institute of Standards and Technolog

26、y. http:/csrc.nist.gov/publications/fips/fips197/fips-197.pdf SHA1, FIPS PUB 180-1. Secure Hash Standard. U.S. Department of Commerce/National Institute of Standards and Technology. http:/csrc.nist.gov/publications/fips/fips180-1/fip180-1.txt PKCS1, RFC 2437: PKCS #1: RSA Cryptography Specifications

27、 Version 2.0. B. Kaliski and J. Staddon. Informational, October 1998. http:/www.ietf.org/rfc/rfc2437.txt UTC, RFC 3339: Date and Time on the Internet: Timestamps. G. Klyne and C. Newman. Informational, July 2002. http:/ietf.org/rfc/rfc3339.txt Page 4 of 34 pages SMPTE 427-2009 4 Introduction An info

28、rmative example of the Encryption and Decryption block diagram is shown in Figure 1. One such combination enables encryption and decryption for Y and CB/CR10-bit signals through the interface defined by SMPTE 292. Two combinations enable encryption and decryption for RGB, XYZ and other 10/12-bit sig

29、nals through the Dual Link specified in SMPTE 372 or a single 3Gb/s link conforming to SMPTE 425. These signals can be handled as dual Y and CB/CR10-bit system in terms of the encryption and decryption. (See Notes.) The Encryption engine encrypts the plaintext. The encrypted data being transmitted s

30、hall not contain the reserved prohibited codes 000h (0) through 003h (3) and 3FCh (1020) through 3FFh (1023). In the encryption process, the LE_Key, Timing and Metadata generator generates the metadata and maps them into the Y channel vertical ancillary data area of the serial interface. In the decr

31、yption process the LE_Key, Timing and Metadata demultiplexer detect the metadata and provide the Decryption engine with the same Link Encryption key, AES input and frame reset trigger to reproduce the original plaintext. Encryption is applied to all the active picture area. An informative block diag

32、ram of the encryption and decryption processes is shown in Figure 2. Notes: 1. For convenience, throughout this document the encryption, decryption, and other functions of the equipment noted as Example may be described in terms of a particular implementation method. 2. Link latency may vary upon di

33、fferent implementations Page 5 of 34 pages SMPTE 427-2009 Page 6 of 34 pages SMPTE 427-2009 5 Encryption/Decryption Engine The Encryption/Decryption engine shall consist of a key stream generator, parallel (120-bit)-to-parallel (20-bit) converter, stream converters and Encryption modulators or Encry

34、ption demodulators. An example of the Encryption engine for Y and CB/CRfor the 1.5 Gb/s interface is shown in Figures 1 and 2. 5.1 AES Core and Parallel (120-bit)-parallel (20-bit) Converter The AES counter mode (128-bit) specified in FIPS PUB 197 shall be used for the key stream generation. The AES

35、 core shall generate the 128-bit pseudo-random numbers at one sixth of the clock frequency (74.25/6 MHz) of plaintext (or ciphertext). The parallel (120-bit)-to-parallel (20-bit) converter connected to the output of the AES core shall convert the lower 120 bits of the 128 bit AES key stream at 74.25

36、/6 MHz clock frequency to 2 x 10-bit key streams at 74.25 MHz clock frequency. The bit relationship between the AES core output and the plaintext (or ciphertext) shall be as shown in Figure 3. Clock rates scaled by 1/1.001 are also applied in the case of 60/P, 60/I, 30/P, 24/P, 30/PsF, and 24/PsF. b

37、119b110b19b10b99b90b79b70b59b50b39b30Plaintext (Y)orCiphertext (Y)Plaintext (C)orCiphertext (C)Bit 9Bit 0Bit 9Bit 0b 119b 0b120b 127AES outputNot usedb109b100b9b0b89b80b69b60b49b40b29b20b 119b 0b120b 127Figure 3 Bit relationship between AES core output and plaintext (or ciphertext) 5.2 Stream Conver

38、ter The stream converter shall select 000h-3F7h (0-1015) from the 000h3FFh (01023) AES key stream and shall provide the Encryption modulator (or Encryption demodulator) with 000h-3F7h (0-1015) pseudo-random numbers maintaining randomness. An example of the stream converter is shown in Figure 4. The

39、stream converter shall have a 64-stage x 10-bit FIFO and may have a FIFO controller. The stream converter shall have a filling period and an active picture period. The stream converter shall be reset every line. The detailed timing of the filling period, active picture period and Stream converter re

40、set shall be as specified in 8.2. Page 7 of 34 pages SMPTE 427-2009 5.2.1 Filling period During the horizontal filling period, and when AES key stream detects 000h3F7h (0-1015), the FIFO controller sends an input enable signal to the FIFO until all the 64 stages of FIFO are filled. After all the 64

41、stages are filled, the FIFO controller stops sending the input enable signal. The FIFO controller does not send any output enable signal to the FIFO during this period. The estimated probability of the FIFO being unfilled is calculated in Annex A. FIFOControllerFIFO64 stagex 10 bitInput enableOutput

42、 enableAES key stream (0 - 1023)Frame resetEncryption modulatoror Encryption demodulatorKey stream (0 - 1015)Clock74.25 MHzResetFIFO emergency value20Fh: End307h383h3C1h: TopFigure 4 Stream converter block diagram (Example) 5.2.2 Active picture period During the active picture period (samples 0-1919

43、) and when AES key stream detects 000h3F7h (0-1015), the FIFO controller sends the input enable signal to the FIFO. At the same time the FIFO controller sends the output enable signal to the FIFO, and the FIFO shall provide the Encryption modulator (or Encryption demodulator) with its stored data. E

44、very time the AES key stream detects 3F8h3FFh (1016-1023) during this period, one stage of the FIFO becomes empty due to the lack of filling. Since 0.8 percent average of the AES key stream takes 3F8h-3FFh (1016-1023), the average decrease of FIFO stored data during this period is 15 stages. See Ann

45、ex A for the estimated probability of the FIFO being empty. Should the FIFO become empty during the active picture period, the FIFO emergency values (3C1h, 383h, 307h, 20Fh) shall be cyclically used instead of the FIFO output. When the Stream Converter is reset, the FIFO emergency values shall be se

46、t as the initial values. 5. 3 Encryption Modulator The encryption modulator shall encrypt the plaintext of the 10-bit Y channel and the 10-bit CB/CRchannel at 74.25 MHz with two key streams of 004h-3FBh (4-1019), and shall generate the ciphertext of the 10-bit Y channel and the 10-bit CB/CRchannel c

47、onsisting of 004h-3FBh (4-1019) data. The calculation of the Encryption modulator and the Encryption demodulator shall be the addition, subtraction and modulo process as shown in equations 1 and 2. Encryption: Ci = (Mi N1) + Ei mod (N2) + N1 (1) Decryption: Mi = (Ci N1) Ei mod (N2) + N1 (2) Page 8 o

48、f 34 pages SMPTE 427-2009 Where, Mi: Input data of the encryption modulator and the output data of the encryption demodulator, Ci: Encrypted data, Ei: Pseudo random numbers from the stream converter, N1: Number of the prohibited codes in the lower area of the picture data. N1 equals 4 in 10-bit syst

49、em including 000h, 001h, 002h and 003h . N2: Number of the allowed codes of the picture data. N2 in 10 bit system equals 1016, excluding 8 prohibited codes, 000h through 003h (0-3) and 3FCh through 3FFh (1020-1023). Note: Operator a mod b generates the remainder of a divided by b. For example, 1020 mod 1016 equals 4. If a is a minus number, then b is added to a until a + b