欢迎来到麦多课文档分享! | 帮助中心 海量文档,免费浏览,给你所需,享你所想!
麦多课文档分享
全部分类
  • 标准规范>
  • 教学课件>
  • 考试资料>
  • 办公文档>
  • 学术论文>
  • 行业资料>
  • 易语言源码>
  • ImageVerifierCode 换一换
    首页 麦多课文档分享 > 资源分类 > PDF文档下载
    分享到微信 分享到微博 分享到QQ空间

    DLA DSCC-VID-V62 12631-2012 MICROCIRCUIT LINEAR LOW VOLTAGE 1 15 V TO 5 5 V 4-CHANNEL BIDIRECTIONAL LOGIC LEVEL TRANSLATOR MONOLITHIC SILICON.pdf

    • 资源ID:689358       资源大小:202.51KB        全文页数:11页
    • 资源格式: PDF        下载积分:10000积分
    快捷下载 游客一键下载
    账号登录下载
    微信登录下载
    二维码
    微信扫一扫登录
    下载资源需要10000积分(如需开发票,请勿充值!)
    邮箱/手机:
    温馨提示:
    如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
    如需开发票,请勿充值!如填写123,账号就是123,密码也是123。
    支付方式: 支付宝扫码支付    微信扫码支付   
    验证码:   换一换

    加入VIP,交流精品资源
     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    DLA DSCC-VID-V62 12631-2012 MICROCIRCUIT LINEAR LOW VOLTAGE 1 15 V TO 5 5 V 4-CHANNEL BIDIRECTIONAL LOGIC LEVEL TRANSLATOR MONOLITHIC SILICON.pdf

    1、 REVISIONS LTR DESCRIPTION DATE APPROVED Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV PAGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY Phu H. Nguyen DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil/ Original d

    2、ate of drawing YY MM DD CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, LINEAR, LOW VOLTAGE, 1.15 V TO 5.5 V, 4-CHANNEL, BIDIRECTIONAL LOGIC LEVEL TRANSLATOR, MONOLITHIC SILICON 12-10-12 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/12631 REV PAGE 1 OF 11 AMSC N/A 5962-V009-13 Pro

    3、vided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance low voltage, 1.15 V t

    4、o 5.5 V, 4-channel bidirectional logic level translator microcircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number

    5、 for identifying the item on the engineering documentation: V62/12631 - 01 X B Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 ADG3304-EP Low voltage, 1.15 V to 5.5 V, 4-channel bidirectional logic

    6、level translator 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 14 JEDEC MO-153-AB-1 Thin Shrink Small Outline Package 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the

    7、 device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 1623

    8、6 DWG NO. V62/12631 REV PAGE 3 1.3 Absolute maximum ratings. 1/ VCCAto GND -0.3 V to +7.0 V VCCYto GND VCCAto +7.0 V Digital inputs (A) -0.3 V to (VCCA+ 0.3 V) Digital inputs (Y) -0.3 V to (VCCY+ 0.3 V) EN to GND -0.3 V to +7.0 V Operating temperature range -55C to +125C Storage temperature range .

    9、-65C to 150C Junction temperature 150C JAThermal impedance (4 layer board) , Case outline X . 112.6C/W Lead temperature, soldering: Vapor phase (60 sec) 215C Infrared (15 sec) . 220C 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEP95 Registered and Standard Outlines for S

    10、emiconductor Devices (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers pa

    11、rt number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical char

    12、acteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3 and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 1/ Stresses beyond those l

    13、isted under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated c

    14、onditions for extended periods may affect device reliability. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 4 3.5 Diagrams. 3.5.1 Case outline. The case out

    15、line shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Terminal function. The terminal function shall be as shown in figure 3. 3.5.4 Truth table. The truth table shall be as shown in figure 4. 3.5.5 Functional block dia

    16、gram. The functional block diagram shall be as shown in figure 5. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 5 TABLE I. Electrical performance characteri

    17、stics. 1/ Test Symbol Test conditions 2/ Limits Unit Min Typ 3/ Max LOGIC INPUTS/OUTPUTS A side Input high voltage 4/ VIHAVCCA= 1.2 V + 0.1 V/-0.05 V VCCAx 0.88 V VCCA= 1.8 V 0.15 V VCCAx 0.72 VCCA= 2.5 V 0.2 V 1.7 VCCA= 3.3 V 0.3 V 2.2 VCCA= 5 V 0.5 V VCCAx 0.7 Input low voltage 4/ VILAVCCA= 1.2 V

    18、+ 0.1 V/-0.05 V VCCAx 0.35 VCCA= 1.8 V 0.15 V VCCAx 0.35 VCCA= 2.5 V 0.2 V 0.7 VCCA= 3.3 V 0.3 V 0.8 VCCA= 5 V 0.5 V VCCAx 0.30 Output high voltage VOHAVY= VCCY, IOH= 20 A VCCA 0.4 Output low voltage VOLAVY= 0 V, IOL= 20 A 0.4 Capacitance 4/ CAf = 1 MHz, EN = 0 9 pF Leakage current ILA, HI-ZVA= 0 V/

    19、VCCA, EN = 0 1 A Y side Input high voltage 4/ VIHYVCCY= 1.8 V 0.15 V VCCYx 0.67 V VCCY= 2.5 V 0.2 V 1.7 VCCY= 3.3 V 0.3 V 2 VCCY= 5 V 0.5 V VCCYx 0.7 Input low voltage 4/ VILYVCCY= 1.8 V 0.15 V VCCYx 0.35 VCCY= 2.5 V 0.2 V 0.7 VCCY= 3.3 V 0.3 V 0.8 VCCY= 5 V 0.5 V VCCYx 0.25 Output high voltage VOHY

    20、VA= VCCA, IOH= 20 A VCCY- 0.4 Output low voltage VOLYVA= 0 V, IOL= 20 A 0.4 Capacitance 3/ CYf = 1 MHz, EN = 0 6 pF Leakage current ILY, HI-ZVY= 0 V/VCCY, EN = 0 1 A Enable (EN) Input high voltage 4/ VIHAVCCA= 1.2 V + 0.1 V/-0.05 V VCCAx 0.88 VCCA= 1.8 V 0.15 V VCCAx 0.72 VCCA= 2.5 V 0.2 V 1.7 VCCA=

    21、 3.3 V 0.3 V 2.2 VCCA= 5 V 0.5 V VCCAx 0.7 Input low voltage 4/ VILAVCCA= 1.2 V + 0.1 V/-0.05 V VCCAx 0.35 VCCA= 1.8 V 0.15 V VCCAx 0.35 VCCA= 2.5 V 0.2 V 0.7 VCCA= 3.3 V 0.3 V 0.8 VCCA= 5 V 0.5 V VCCAx 0.30 Leakage current ILEN1 A Capacitance 3/ CEN3 pF Enable time 4/ tENRS= RT= 50 , VA= 0 V/VCCA(A

    22、 Y), VY= 0 V/VCCY(Y A) 1 1.8 s See footnote at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 6 TABLE I. Electrical performance characteristics

    23、 - Continued. 1/ Test Symbol Test conditions 2/ Limits Unit Min Typ 3/ Max SWITCHING CHARACTERISTICS 4/ 3.3 V 0.3 V VCCA VCCY, VCCY= 5 V 0.5 V A Y level tran slation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, AY tR, AY tF, AY DMAX, AY tSKEW,

    24、 AY tPSKEW, A YRS= RT= 50 , CL= 50 pF 6 2 2 50 2 3 15 5 5 ns ns ns Mbps ns ns Y A level tran slation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, YA tR, YA tF, YA DMAX, YA tSKEW, YA tPSKEW, Y ARS= RT= 50 , CL= 15 pF 4 1 3 50 2 2 10 5 10 ns ns

    25、ns Mbps ns ns 1.8 V 0.15 V VCCA VCCY, VCCY= 3.3 V 0.3 V A Y translation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, AY tR, AY tF, AY DMAX, AY tSKEW, AY tPSKEW, A YRS= RT= 50 , CL= 50 pF 8 2 2 50 2 4 15 8 8 ns ns ns Mbps ns ns Y A translation

    26、Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, YA tR, YA tF, YA DMAX, YA tSKEW, YA tPSKEW, Y ARS= RT= 50 , CL= 15 pF 5 2 2 50 2 3 12 5 5 ns ns ns Mbps ns ns 1.15 V to 1.3 V VCCA VCCY, VCCY= 3.3 V 0.3 V A Y translation Propagation delay Rise time

    27、 Fall time Maximum data rate Channel to channel skew Part to part skew tP, AY tR, AY tF, AY DMAX, AY tSKEW, AY tPSKEW, A YRS= RT= 50 , CL= 50 pF 9 3 2 40 2 10 27 8 8 ns ns ns Mbps ns ns Y A translation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew

    28、tP, YA tR, YA tF, YA DMAX, YA tSKEW, YA tPSKEW, Y ARS= RT= 50 , CL= 15 pF 5 2 2 40 2 4 13 6 6 ns ns ns Mbps ns ns See footnote at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO.

    29、 16236 DWG NO. V62/12631 REV PAGE 7 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Test conditions 2/ Limits Unit Min Typ 3/ Max SWITCHING CHARACTERISTICS Continued. 4/ 1.15 V to 1.3 V VCCA VCCY, VCCY= 1.8 V 0.3 V A Y translation Propagation delay Rise time Fall time Max

    30、imum data rate Channel to channel skew Part to part skew tP, AY tR, AY tF, AY DMAX, AY tSKEW, AY tPSKEW, A YRS= RT= 50 , CL= 50 pF 12 7 3 25 2 15 35 18 8 ns ns ns Mbps ns ns Y A translation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, YA tR, Y

    31、A tF, YA DMAX, YA tSKEW, YA tPSKEW, Y ARS= RT= 50 , CL= 15 pF 14 5 2.5 25 3 23.5 40 24 10 ns ns ns Mbps ns ns 2.5 V 0.2 V VCCA VCCY, VCCY= 3.3 V 0.3 V A Y translation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, AY tR, AY tF, AY DMAX, AY tSKEW

    32、, AY tPSKEW, A YRS= RT= 50 , CL= 50 pF 7 2.5 2 60 1.5 4 15 6 8 ns ns ns Mbps ns ns Y A translation Propagation delay Rise time Fall time Maximum data rate Channel to channel skew Part to part skew tP, YA tR, YA tF, YA DMAX, YA tSKEW, YA tPSKEW, Y ARS= RT= 50 , CL= 15 pF 5 1 3 60 2 3 12 6 8 ns ns ns

    33、Mbps ns ns POWER REQUIREMENTS Power supply voltages VCCAVCCYVCCA VCCY1.15 1.65 5.5 5.5 V Quiescent power supply current ICCAICCYVA= 0 V/VCCA, VY= 0 V/VCCY, VCCA= VCCY= 5.5 V, EN = 1 VA= 0 V/VCCA, VY= 0 V/VCCY, VCCA= VCCY= 5.5 V, EN = 1 0.17 0.27 5 5 A Three state mode power supply current IHI-Z, A I

    34、HI-Z, YVCCA= VCCY= 5.5 V, EN = 1 VCCA= VCCY= 5.5 V, EN = 1 0.1 0.1 5 5 A 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range

    35、 and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ 1.65 V VCCY 5.5 V, 1.15 V VCCA VCCY, GND = 0 V, -55C TA +125C, unless otherwise specified. 3/ TA= 25C for typical values. 4/ Guarante

    36、ed by design, not subject to production tested. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 8 Case X ebE E1D1 714 8ASEE DETAIL ASEATINGPLANEcL0-8DETAIL AP

    37、IN 1IDENTIFIERA1A2Dimensions Symbol Millimeters Symbol Millimeters Min Max Min Max A 1.20 D 4.90 5.10 A1 0.05 0.15 E 4.30 4.50 A2 0.80 1.05 E1 6.40 BSC b 0.19 0.30 e 0.65 BSC c 0.09 0.20 L 0.45 0.75 NOTES: 1. All linear dimensions are in millimeters. 2. Falls within JEDEC MO-153-AB-1. FIGURE 1. Case

    38、 outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 9 Case outline X Terminal number Terminal symbol Terminal number Terminal symbol 1 VCCA14 VCCY2 A1 1

    39、3 Y1 3 A2 12 Y2 4 A3 11 Y3 5 A4 10 Y4 6 NC 9 NC 7 GND 8 EN FIGURE 2. Terminal connections. Terminal Description Number Mnemonic 1 VCCAPower supply voltage input for A1 to A4 I/O pins (1.15 V VCCA VCCY) 2 A1 Input/Output A1. Reference to VCCA3 A2 Input/Output A2. Reference to VCCA4 A3 Input/Output A3

    40、. Reference to VCCA5 A4 Input/Output A4. Reference to VCCA6 NC No Connect 7 GND Ground 8 EN Active high enable input 9 NC No Connect 10 Y4 Input/Output Y4. Reference to VCCY11 Y3 Input/Output Y3. Reference to VCCY12 Y2 Input/Output Y2. Reference to VCCY13 Y1 Input/Output Y1. Reference to VCCY14 VCCY

    41、Power supply voltage input for Y1 to Y4 I/O pins (1.65 V VCC 5.5 V) FIGURE 3. Terminal function. EN Y I/O Pins A I/O Pins 0 Hi-Z 1/ Hi-Z 1/ 1 Normal operation 2/ Normal operation 2/ 1. High impedance state. 2. In normal operation, the device performs level translation. FIGURE 4. Truth table Provided

    42、 by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 10 VCCYVCCAA1A2A3A4ENGNDY1Y2Y3Y4FIGURE 5. Functional block diagram. Provided by IHSNot for ResaleNo reproduction or ne

    43、tworking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12631 REV PAGE 11 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their

    44、 internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in acco

    45、rdance with the manufacturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient charact

    46、eristics of the device manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a

    47、guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http:/www.landandmaritime.dla.mil/Programs/Smcr/. Vendor item drawing administrative control number 1/ Device manufacturer CAGE code Vendor part number V62/12631-01XB 24355 ADG3304SRU-EP-RL7 1/ The vendor item drawing establishes an administrative c


    注意事项

    本文(DLA DSCC-VID-V62 12631-2012 MICROCIRCUIT LINEAR LOW VOLTAGE 1 15 V TO 5 5 V 4-CHANNEL BIDIRECTIONAL LOGIC LEVEL TRANSLATOR MONOLITHIC SILICON.pdf)为本站会员(李朗)主动上传,麦多课文档分享仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文档分享(点击联系客服),我们立即给予删除!




    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1 

    收起
    展开