欢迎来到麦多课文档分享! | 帮助中心 海量文档,免费浏览,给你所需,享你所想!
麦多课文档分享
全部分类
  • 标准规范>
  • 教学课件>
  • 考试资料>
  • 办公文档>
  • 学术论文>
  • 行业资料>
  • 易语言源码>
  • ImageVerifierCode 换一换
    首页 麦多课文档分享 > 资源分类 > PDF文档下载
    分享到微信 分享到微博 分享到QQ空间

    DLA SMD-5962-91652 REV C-2006 MICROCIRCUIT LINEAR 12-BIT D A CONVERTER MONOLITHIC SILICON《硅单块 12比特交流直流转换器 直线式微型电路》.pdf

    • 资源ID:700030       资源大小:157.54KB        全文页数:14页
    • 资源格式: PDF        下载积分:10000积分
    快捷下载 游客一键下载
    账号登录下载
    微信登录下载
    二维码
    微信扫一扫登录
    下载资源需要10000积分(如需开发票,请勿充值!)
    邮箱/手机:
    温馨提示:
    如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
    如需开发票,请勿充值!如填写123,账号就是123,密码也是123。
    支付方式: 支付宝扫码支付    微信扫码支付   
    验证码:   换一换

    加入VIP,交流精品资源
     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    DLA SMD-5962-91652 REV C-2006 MICROCIRCUIT LINEAR 12-BIT D A CONVERTER MONOLITHIC SILICON《硅单块 12比特交流直流转换器 直线式微型电路》.pdf

    1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R109-93. 93-03-23 M. A. Frye B Changes in accordance with NOR 5962-R186-93. 93-06-14 M. A. Frye C Incorporate revisions A and B. Update drawing to current requirements. Editorial changes throughout. - drw 06-03

    2、-07 Raymond Monnin THE FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. REV SHET REV SHET REV STATUS REV C C C C C C C C C C C C C OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Joseph A. Kerby DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Charles E. Besor

    3、e COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Michael A. Frye MICROCIRCUIT, LINEAR, 12-BIT D/A AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 91-09-20 CONVERTER, MONOLITHIC SILICON AMSC N/A REVISION LEVEL C SIZE A

    4、 CAGE CODE 67268 5962-91652 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E258-06 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHE

    5、ET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identify

    6、ing Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 - 91652 01 M J A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase

    7、outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendi

    8、x A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device types. The device types identify the circuit function as follows: Device type Generic number Circuit function 01 TDC1112-1 12-bit D/A converter, 0.048% ELD02 TDC1112-2 12-

    9、bit D/A converter, 0.024% ELD1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level

    10、 B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 as follows: Outline letter Descriptive designator Terminals Package style J GDIP1-T24 or CDIP2-T24 24 Dual-in

    11、-line 3 CQCC1-N28 28 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD

    12、 MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ Supply voltages: VEEA(measured to AGND) . -7.0 V to +0.5 V VEEA(measured to VEED) -50 mV to +50 mV VEED(measured to DGND) .

    13、 -7.0 V to +0.5 V AGND(measured to DGND). -0.5 V to +0.5 V Inputs: CONV, CONV , FT, D1-12(measured to DGND) 2/ VEEDto +0.0 V REF+, REF-, applied voltage (measured AGND) 2/ . VEEAto +0.0 V REF+, REF-, applied current, externally forced 3/, 4/ 3 mA Digital input current, externally forced 3/, 4/. 3 mA

    14、 Outputs: OUT+, OUT-, applied voltage (measured to AGND) 2/ -2.0 V to +2.0 V OUT+, OUT-, applied current externally forced, (measured to AGND) 3/, 4/ 50 mA Short-circuit duration (single output to GND). Unlimited Storage temperature range . -60C to +150C Junction temperature (TJ) +200C Lead temperat

    15、ure (soldering, 10 seconds) +300C Power dissipation (PD) 1.6 W Thermal resistance, junction-to-case (JC) See MIL-STD-1835 1.4 Recommended operating conditions. Clock frequency (fCLK) . 0 Hz to 50 MHz Analog supply voltage (VEEA) (measured to AGND). -4.9 V to -5.5 V Analog supply voltage (VEEA) (meas

    16、ured to VEED). -20 mV to -+20 mV Digital supply voltage (VEED) (measured to DGND) . -4.9 V to -5.5 V Analog ground voltage (VAGND) (measured to DGND) . -0.1 V to +0.1 V Reference voltage range (measured at REF-) -0.7 V to -1.3 V Reference current range (measured at REF+) 0.575 mA to 0.675 mA Compens

    17、ation capacitor (CC) 0.01 F minimum Digital input voltage, logic LOW (VIL). -1.6 V maximum Digital input voltage, logic HIGH (VIH) . -1.0 V minimum Input data setup time (tS). 18 ns minimum Input data hold time (tH) 0 ns minimum Setup time, data to FT (tSF). 7 ns maximum Hold time, data to FT (tHF).

    18、 24 ns maximum CONV input voltage, common mode range (VICM). -0.5 V to -2.0 V CONV input voltage, differential (VIDF) 0.4 V to -1.2 V CONV pulse width, low (tPWL): 40 MSPS 10.5 ns minimum 40 MSPS 11 ns minimum CONV pulse width, high (tPWH): 40 MSPS 8.5 ns minimum 40 MSPS 9.0 ns minimum Case operatin

    19、g temperature range (TC) -55C to +125C 1/ Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is not implied. Device performance and reliability are guaranteed only

    20、if the operating conditions are not exceeded. 2/ Applied voltage must be current limited to specified range. 3/ Forcing voltage must be limited to specified range. 4/ Current is specified as conventional current flowing into the device. Provided by IHSNot for ResaleNo reproduction or networking perm

    21、itted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 4 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, stan

    22、dards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification fo

    23、r. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of

    24、these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or http:/assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this dra

    25、wing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q a

    26、nd V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall b

    27、e in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535

    28、, appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Block diagr

    29、am. The Block diagram shall be as specified on figure 3. 3.2.5 Waveforms and load circuit. The waveforms and load circuit shall be as specified on figure 4. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance

    30、characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are

    31、 defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5

    32、962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. Provided by IHSNot for ResaleNo reproducti

    33、on or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TC +125C unless

    34、 otherwise specified Group A subgroups Device type Limits Unit Min MaxSupply current IEEA+ IEEDVEEA= VEED= -5.5 V 1/ 1, 3 All -195 mA 2 -145 Reference input capacitance 2/ CREFTC= +25C, see 4.4.1b 4 All 15 pF Digital input capacitance 2/ CITC= +25C, see 4.4.1b 4 All 15 pF Output capacitance 2/ COVOU

    35、T= VEE= 0 V, f = 1 MHz, TC= +25C, see 4.4.1b 4 All 45 pF Digital input current, logic LOW IILVEED= -5.5 V, VI= -1.85 V 1, 2, 3 All -10 250 A Digital input current, logic HIGH IIHVEED= -5.5 V, VI= -0.8 V 1, 2, 3 All -10 250 A CONV input current IICVEED= -5.5 V, -1.85 V VI -0.8 V 1, 2, 3 All 50 A Outp

    36、ut resistance 2/ ROIREF= 0.675 mA 1, 2, 3 All; 12 k Output compliance voltage 2/ VOCIREF= 0.675 mA 1, 2, 3 All -1.2 1.2 V Full-scale output current IOVEEA= VEED= -5.2 V 1, 2, 3 All 40 mA Maximum clock rate 2/, 3/, 4/ FSVEEA= VEED= -4.9 V, FT = 0.8 V, see figure 4 4, 5, 6 All 50 MSPS Clock to output

    37、delay 2/, 4/ tDCVEEA= VEED= -4.9 V, FT = 0.8 V, see figure 4 9, 10, 11 All 20 ns Data to output delay 2/, 4/ tDDVEEA= VEED= -4.9 V, FT = 2.0 V, see figure 4 9, 10, 11 All 25 ns FT to output delay 2/, 4/ tDFVEEA= VEED= -4.9 V, see figure 4 9, 10, 11 All 30 ns Output rise time 2/, 4/ tr90% to 10% of F

    38、SR, FT = 0.8 V 9, 10, 11 All 4 ns Output fall time 2/, 4/ tf10% to 90% of FSR, FT = 0.8 V 9, 10, 11 All 4 ns Output voltage settling time 2/ tSETFT = 0.8 V, worst case full-scale voltage transition on OUT- to 0.0188% of FS (3/4 LSB), see figure 4 9, 10, 11 All 35 ns See footnotes at end of table. Pr

    39、ovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - co

    40、ntinued. Test Symbol Conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min MaxLinearity error, differential 6/ ELDVEEA= VEED= -5.2 V, IREF= 0.625 mA 4, 5, 6 01 -0.048 +0.048 % 02 -0.024 +0.024 Linearity error, integral terminal based 6/ ELIVEEA= VEED= -5.2

    41、 V, IREF= 0.625 mA 4, 5, 6 All -0.048 +0.048 % Absolute gain error EGVEEA= VEED= VREF= -5.2 V 1, 2, 3 All -5 +5 % Output offset current IOFVEEA= VEED= -4.9 V, D1-12= 0.8 V 1, 2, 3 All -5 +5 A REF+ to REF- offset VOSVEEA= VEED= -5.5 V 1, 2, 3 All -10 +10 mV REF- input bias current 2/ IBVEEA= VEED= -5

    42、.5 V 1, 2, 3 All 10 A Power supply rejection ratio 2/ PSRR VEEA= VEED= -5.2 V, VEEAand VEEDripple = 0.6 Vp-p, f = 120 Hz, IREF= 0.625 mA dB relative to 0.6 Vp-p ripple input 4, 5, 6 All -48 dB Power supply sensitivity PSS VEEA= VEED= 4% of -5.2 V, IREF= 0.625 mA 4, 5, 6 All -140 A/V Peak glitch area

    43、 2/, 7/ GA4, 5, 6 All 45 pV-sec 1/ Worst case over all data and control states. 2/ Guaranteed if not tested to the limits specified. 3/ FSis limited only by tPWL, tPWH, tS, and tHrequirements. 4/ Clocked mode. 5/ Feedthrough mode. 6/ OUT- connected to AGND, OUT+ driving virtual ground. 7/ Worst case

    44、 1 LSB transition. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 7 DSCC FORM 2234 APR 97 Device types 01 and 02 Case out

    45、lines J 3 Terminal number Terminal symbol 1 D9VEEA2 D10REF-3 D11REF+ 4 D12(LSB) COMP 5 AGNDVEED6 OUT+ D77 OUT- D88 DGNDD99 D6 1010 D5D1111 D4 12(LSB) 12 D3NC 13 D2AGND14 D1(MSB) OUT+ 15 CONV OUT- 16 CONV NC 17 FT DGND18 VEEANC 19 REF- D620 REF+ D521 COMP D422 VEEDD323 D7 224 D8D1(MSB) 25 - - - NC 26

    46、 - - - CONV 27 - - - CONV 28 - - - FT FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 8 DS

    47、CC FORM 2234 APR 97 INPUT CODING TABLE Input Data D1-12OUT+ (mA) VOUT+ (mV) OUT- (mA) VOUT- (mV) MSB LSB 0000 0000 0000 0.000 0.00 40.000 -1000.00 0000 0000 0001 0.009 -0.24 39.990 -999.75 0000 0000 0010 0.019 -0.49 39.980 -999.52 0111 1111 1111 19.995 -499.88 20.005 -500.12 1000 0000 0000 20.005 -5

    48、00.12 19.995 -499.88 1111 1111 1101 39.980 -999.52 0.019 -0.49 1111 1111 1110 39.990 -999.75 0.009 -0.24 1111 1111 1111 40.000 -1000.00 0.000 0.00 NOTE: 1. IREF= 625 A, RLOAD= 25. FIGURE 2. Truth table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-91652 DEFENSE SUPPLY CENTER COL


    注意事项

    本文(DLA SMD-5962-91652 REV C-2006 MICROCIRCUIT LINEAR 12-BIT D A CONVERTER MONOLITHIC SILICON《硅单块 12比特交流直流转换器 直线式微型电路》.pdf)为本站会员(deputyduring120)主动上传,麦多课文档分享仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文档分享(点击联系客服),我们立即给予删除!




    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1 

    收起
    展开