欢迎来到麦多课文档分享! | 帮助中心 海量文档,免费浏览,给你所需,享你所想!
麦多课文档分享
全部分类
  • 标准规范>
  • 教学课件>
  • 考试资料>
  • 办公文档>
  • 学术论文>
  • 行业资料>
  • 易语言源码>
  • ImageVerifierCode 换一换
    首页 麦多课文档分享 > 资源分类 > PDF文档下载
    分享到微信 分享到微博 分享到QQ空间

    DLA DSCC-VID-V62 06637 REV A-2008 MICROCIRCUIT LINEAR NANOPOWER SUPERVISORY CIRCUITS MONOLITHIC SILICON.pdf

    • 资源ID:689231       资源大小:118.83KB        全文页数:11页
    • 资源格式: PDF        下载积分:10000积分
    快捷下载 游客一键下载
    账号登录下载
    微信登录下载
    二维码
    微信扫一扫登录
    下载资源需要10000积分(如需开发票,请勿充值!)
    邮箱/手机:
    温馨提示:
    如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
    如需开发票,请勿充值!如填写123,账号就是123,密码也是123。
    支付方式: 支付宝扫码支付    微信扫码支付   
    验证码:   换一换

    加入VIP,交流精品资源
     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    DLA DSCC-VID-V62 06637 REV A-2008 MICROCIRCUIT LINEAR NANOPOWER SUPERVISORY CIRCUITS MONOLITHIC SILICON.pdf

    1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Activate device type 15. Correct VITmaximum limit from 2.30 V to 2.31 V in table I. Correct IDDmaximum limit from 2500 nA to 650 nA in table I. Update boilerplate to current revision. - CFS 08-12-05 Thomas M. Hess Prepared in accordance with ASME Y14.24 Ven

    2、dor item drawing REV PAGE REV PAGE REV A A A A A A A A A A A REV STATUS OF PAGES PAGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY Phu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY MM DD CHECKED BY Phu H. Nguyen APPROVED BY Thomas M. Hess TITLE MICRO

    3、CIRCUIT, LINEAR, NANOPOWER SUPERVISORY CIRCUITS, MONOLITHIC SILICON SIZE A CODE IDENT. NO. 16236 DWG NO. V62/06637 06-08-22 REV A PAGE 1 OF 11 AMSC N/A 5962-V012-09Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMB

    4、US, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of high performance nanopower supervisory circuits, with an operating temperature range of -40C to +125C for device types 01 through 13, and an operating temperatur

    5、e range of -55C to +125C for device types 14 through 26. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/066

    6、37 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Threshold Voltage Circuit function 01 TPS3836E18-EP 1/ 1.71 V Nanopower supervisory circuits 02 TPS3836J25-EP 1/ 2.25 V Nanopower supervisory circuits 03 TPS3

    7、836H30-EP 1/ 2.79 V Nanopower supervisory circuits 04 TPS3836L30-EP 1/ 2.64 V Nanopower supervisory circuits 05 TPS3836K33-EP 1/ 2.93 V Nanopower supervisory circuits 06 TPS3837E18-EP 1/ 1.71 V Nanopower supervisory circuits 07 TPS3837J25-EP 1/ 2.25 V Nanopower supervisory circuits 08 TPS3837L30-EP

    8、1/ 2.64 V Nanopower supervisory circuits 09 TPS3837K33-EP 1/ 2.93 V Nanopower supervisory circuits 10 TPS3838E18-EP 1/ 1.71 V Nanopower supervisory circuits 11 TPS3838J25-EP 1/ 2.25 V Nanopower supervisory circuits 12 TPS3838L30-EP 1/ 2.64 V Nanopower supervisory circuits 13 TPS3838K33-EP 1/ 2.93 V

    9、Nanopower supervisory circuits 14 TPS3836E18-EP 2/ 1.71 V Nanopower supervisory circuits 15 TPS3836J25-EP 2/ 2.25 V Nanopower supervisory circuits 16 TPS3836H30-EP 2/ 2.79 V Nanopower supervisory circuits 17 TPS3836L30-EP 2/ 2.64 V Nanopower supervisory circuits 18 TPS3836K33-EP 2/ 2.93 V Nanopower

    10、supervisory circuits 19 TPS3837E18-EP 2/ 1.71 V Nanopower supervisory circuits 20 TPS3837J25-EP 2/ 2.25 V Nanopower supervisory circuits 21 TPS3837L30-EP 2/ 2.64 V Nanopower supervisory circuits 22 TPS3837K33-EP 2/ 2.93 V Nanopower supervisory circuits 23 TPS3838E18-EP 2/ 1.71 V Nanopower supervisor

    11、y circuits 24 TPS3838J25-EP 2/ 2.25 V Nanopower supervisory circuits 25 TPS3838L30-EP 2/ 2.64 V Nanopower supervisory circuits 26 TPS3838K33-EP 2/ 2.93 V Nanopower supervisory circuits 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Packag

    12、e style X 5 MO-178 Plastic small outline _ 1/ TA= -40C to +125C 2/ TA= -55C to +125C Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV A PAGE 3 1.2.3 Lead

    13、finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings. 3/ Supply voltage range (VDD) . 7.0 V 4

    14、/ All other pins -0.3 V to 7.0 V 4/ Maximum low output current ( IOL) 5 mA Maximum high output current ( IOL) -5 mA Input clamp current (IIK) (VIVDD) . 10 mA Output clamp current ( IOK) ( VO 0 or VO VDD) . 10 mA Operating free-air temperature range (TA). -55C to +125C Storage temperature range (TSTG

    15、). -65C to 150C Soldering temperature 260C 1.4 Recommended operating conditions. 5/ Supply voltage range (VDD) 1.6 V to 6.0 V Input voltage (VI) 0 V to VDD+ 0.3 V Minimum high level input voltage (VIH) . 0.7 x VDD Maximum low level input current (VIL) 0.3 x VDDInput transition rise and fall rate at

    16、MR (t/V) . 100 ns/V Operating free-air temperature range (TA): Device type: 01-13 -40C to +125C Device type: 14-26 -55C to +125C Thermal resistance for case outline X: Case X Resistance High Low JC(C/W) 130.9 148.1 JA(C/W) 205.6 347 _ 3/ Stresses beyond those listed under “absolute maximum ratings”

    17、may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affe

    18、ct device reliability. 4/ All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t = 1000 hours continuously. 5/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacture

    19、r and/or distributor maintain no responsibility or liability for product used beyond the stated limits. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV A

    20、 PAGE 4 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. P

    21、arts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part nu

    22、mber and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction,

    23、 and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Function table. The function table shall be as shown in figure 3. 3.

    24、5.4 Block diagram. The block diagram shall be as shown in figure 4. 3.5.5 Timing waveforms. The timing waveforms shall be as shown in figures 5. 3.5.6 Wirebond life plot. The wirebond life plot shall be as shown in figures 6. Provided by IHSNot for ResaleNo reproduction or networking permitted witho

    25、ut license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV A PAGE 5 TABLE I. Electrical performance characteristics. 1/ Limits Test Symbol Conditions 2/ Device type Min Max Unit VDD= 3.3 V, IOH= -2 mA RESET VDD= 6.0 V, IOH= -3 mA 01-05, 1

    26、4-18 VDD= 2.0 V, IOH= -1 mA High level output voltage RESET VOHVDD= 3.3 V, IOH= -2 mA 06-09, 19-22 0.8 x VDDVDD= 1.8 V, IOL= 1 mA RESET VDD= 3.3 V, IOL= 2 mA 01-05, 10-13, 14-18, 23-26 VDD= 3.3 V, IOL= 2 mA Low level output voltage RESET VOLVDD= 6.0 V, IOL= 3 mA 06-09, 19-22 0.4 VDD 1.1 V, IOL= 50 A

    27、 01-05, 10-13, 14-18, 23-26 0.2 TA= 25C 0.8 x VDDPower up reset voltage 3/ VDD 1.1 V, IOH= -50 A TA= Full range 06-09, 19-22 0.6 x VDD01,06,10,14,19,23 1.64 1.73 02,07,11,15,20,24 2.16 2.31 03,16 2.70 2.85 04,08,12,17,21,25 2.54 2.71 TA= 25C 2.82 3.10 Negative going input threshold voltage 4/ VITTA=

    28、 Full range 05,09,13,18,22,26 2.72 3.20 V 1.7 V VIT, VDDVIT, VDD 3 V TA= Full range 650 nA TA= 25C 25 Supply current IDDVDDVITRESET 1/ RESET 2/ L 0 L H L 1 L H H 0 L H H 1 H L 1/ Device type: 01-05, 10-13, 14-18, 23-26 2/ Device type: 06-09, 19-22 FIGURE 3. Function table. FIGURE 4. Block diagram. P

    29、rovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV A PAGE 9 FIGURE 5. Timing waveforms. FIGURE 6. Wirebond life plot Provided by IHSNot for ResaleNo reproduc

    30、tion or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV A PAGE 10 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements

    31、 as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and ma

    32、rking shall be in accordance with the manufacturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based

    33、on the salient characteristics of the device manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not

    34、 to be construed as a guarantee of present or continued availability as a source of supply for the item. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/06637 REV

    35、A PAGE 11 Vendor item drawing administrative control number 1/ Device manufacturer CAGE code Vendor part number V62/06637-01XE 2/ TPS3836E18QDBVREP V62/06637-02XE 2/ TPS3836J25QDBVREP V62/06637-03XE 2/ TPS3836H30QDBVREP V62/06637-04XE 2/ TPS3836L30QDBVREP V62/06637-05XE 2/ TPS3836K33QDBVREP V62/0663

    36、7-06XE 2/ TPS3837E18QDBVREP V62/06637-07XE 2/ TPS3837J25QDBVREP V62/06637-08XE 2/ TPS3837L30QDBVREP V62/06637-09XE 01295 TPS3837K33QDBVREP V62/06637-10XE 2/ TPS3838E18QDBVREP V62/06637-11XE 2/ TPS3838J25QDBVREP V62/06637-12XE 2/ TPS3838L30QDBVREP V62/06637-13XE 2/ TPS3838K33QDBVREP V62/06637-14XE 2/

    37、 TPS3836E18MDBVREP V62/06637-15XE 01295 TPS3836J25MDBVTEP V62/06637-16XE 2/ TPS3836H30MDBVREP V62/06637-17XE 01295 TPS3836L30MDBVREP V62/06637-18XE 2/ TPS3836K33MDBVREP V62/06637-19XE 2/ TPS3837E18MDBVREP V62/06637-20XE 2/ TPS3837J25MDBVREP V62/06637-21XE 2/ TPS3837L30MDBVREP V62/06637-22XE 01295 TP

    38、S3837K33MDBVREP V62/06637-23XE 2/ TPS3838E18MDBVREP V62/06637-24XE 2/ TPS3838J25MDBVREP V62/06637-25XE 2/ TPS3838L30MDBVREP V62/06637-26XE 2/ TPS3838K33MDBVREP 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation. 2/ Not ye

    39、t available from a source of supplied. CAGE code Source of supply 01295 Texas Instruments, Inc. Semiconductor Group 8505 Forest lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-


    注意事项

    本文(DLA DSCC-VID-V62 06637 REV A-2008 MICROCIRCUIT LINEAR NANOPOWER SUPERVISORY CIRCUITS MONOLITHIC SILICON.pdf)为本站会员(unhappyhay135)主动上传,麦多课文档分享仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文档分享(点击联系客服),我们立即给予删除!




    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1 

    收起
    展开