欢迎来到麦多课文档分享! | 帮助中心 海量文档,免费浏览,给你所需,享你所想!
麦多课文档分享
全部分类
  • 标准规范>
  • 教学课件>
  • 考试资料>
  • 办公文档>
  • 学术论文>
  • 行业资料>
  • 易语言源码>
  • ImageVerifierCode 换一换
    首页 麦多课文档分享 > 资源分类 > PDF文档下载
    分享到微信 分享到微博 分享到QQ空间

    DLA DSCC-VID-V62 03635 REV B-2012 MICROCIRCUIT LINEAR FAST-TRANSIENT-RESPONSE 2-A LOW DROPOUT VOLTAGE REGULATORS MONOLITHIC SILICON.pdf

    • 资源ID:689070       资源大小:142.57KB        全文页数:12页
    • 资源格式: PDF        下载积分:10000积分
    快捷下载 游客一键下载
    账号登录下载
    微信登录下载
    二维码
    微信扫一扫登录
    下载资源需要10000积分(如需开发票,请勿充值!)
    邮箱/手机:
    温馨提示:
    如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
    如需开发票,请勿充值!如填写123,账号就是123,密码也是123。
    支付方式: 支付宝扫码支付    微信扫码支付   
    验证码:   换一换

    加入VIP,交流精品资源
     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    DLA DSCC-VID-V62 03635 REV B-2012 MICROCIRCUIT LINEAR FAST-TRANSIENT-RESPONSE 2-A LOW DROPOUT VOLTAGE REGULATORS MONOLITHIC SILICON.pdf

    1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add device type 11. Update boilerplate. Editorial change throughout. phn 06-02-22 Thomas M. Hess B Update boilerplate paragraphs to current requirements. - phn 12-02-14 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AN

    2、D MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV B B B B B B B B B B B B PAGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY Phu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO Original date of drawin

    3、g YY-MM-DD CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, LINEAR, FAST-TRANSIENT-RESPONSE 2-A LOW DROPOUT VOLTAGE REGULATORS, MONOLITHIC SILICON 03-06-18 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/03635 REV B PAGE 1 OF 12 AMSC N/A 5962-V028-12 .Provided by IHSNot for ResaleNo

    4、reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a fast-transient-response 2-A low dropout voltage regulat

    5、ors, with an operating temperature range of -40C to +125C and of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering

    6、 documentation: V62/03635 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). 1/ Device Generic Output Circuit function Type voltage 01 TPS75201-EP +1.5 V to +5.0 V Fast-transient-response 2-A low-dropout voltage regulator with RESET .

    7、 02 TPS75215-EP +1.5 V Fast-transient-response 2-A low-dropout voltage regulator with RESET . 03 TPS75218-EP +1.8 V Fast-transient-response 2-A low-dropout voltage regulator with RESET . 04 TPS75225-EP +2.5 V Fast-transient-response 2-A low-dropout voltage regulator with RESET . 05 TPS75233-EP +3.3

    8、V Fast-transient-response 2-A low-dropout voltage regulator with RESET . 06 TPS75301-EP +1.5 V to +5.0 V Fast-transient-response 2-A low-dropout voltage regulator with power good. 07 TPS75315-EP +1.5 V Fast-transient-response 2-A low-dropout voltage regulator with power good. 08 TPS75318-EP +1.8 V F

    9、ast-transient-response 2-A low-dropout voltage regulator with power good. 09 TPS75325-EP +2.5 V Fast-transient-response 2-A low-dropout voltage regulator with power good. 10 TPS75333-EP +3.3 V Fast-transient-response 2-A low-dropout voltage regulator with power good. 11 TPS75201M-EP +1.5 V to +5.0 V

    10、 Fast-transient-response 2-A low-dropout voltage regulator with RESET . 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 20 JEDEC MO-153 Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or

    11、other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, CO

    12、LUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 3 1.3 Absolute maximum ratings. 2/ Input voltage range (VI) . -0.3 V to +5.5 V 3/ Voltage range at EN . -0.3 V to +16.5 V Maximum RESET voltage (device type 01-05) . +16.5 V Maximum PG voltage (device type 06-10) . +16.5

    13、V Peak output current Internally limited Output voltage (VO) (OUT, FB) +5.5 V Continuous total power dissipation See dissipation rating tables Operating virtual junction temperature range (TJ): Device type 01 to 10 . -40C to +125C Device type 11 -55C to +125C Storage temperature range (TSTG) . -65C

    14、to +150C ESD rating, (HBM) 2 kV Dissipation Rating Table Ambient Temperatures Case outline Air Flow (CFM) TA 25C Power rating Derating Factor Above TA= 25C TA= 70C Power Rating TA= 85C Power Rating X 4/ 0 2.9 W 23.5 mW/C 1.9 W 1.5 W 300 4.3 W 34.6 mW/C 2.8 W 2.2 W X 5/ 0 3.0 W 23.8 mW/C 1.9 W 1.5 W

    15、300 7.2 W 57.9 mW/C 4.6 W 3.8 W 1.4 Recommended operating conditions. Input voltage range (VI) . +2.7 V to +5.0 V 6/ Output voltage (VO) . +1.5 V to +5.0 V Output current (IO) . 0 to 2.0 A Operating virtual junction temperature range (TJ): Device type 01 to 10 . -40C to +125C Device type 11 -55C to

    16、+125C 1/ Users are cautioned to review the manufacturers data manual for additional user information relating to these devices. 2/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the dev

    17、ice at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 3/ All voltage values are with respect to network terminal ground. 4/ This parameter

    18、is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5 in x 5 in PCB, 1 oz. copper, 2 in x 2 in coverage. 5/ This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5 in x 2 in PCB, 1 oz. copper with layer 1, 2, 4, 5, 7, and 8 at 5% coverag

    19、e (0.9 in2) and layers 3 and 6 at 100% coverage (6 in2). For more information, refer to the manufacturer technical brief SLMA002. 6/ To calculate the minimum input voltage for your maximum output current, use the following equation: VI(min)= VO(max)+ VDO(max load)Provided by IHSNot for ResaleNo repr

    20、oduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 4 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEDEC PUB 95 Registered and Standard Outlines for Semicondu

    21、ctor Devices (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part numbe

    22、r as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characterist

    23、ics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case out

    24、line(s). The case outline(s) shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as specified on figure 2. 3.5.3 Block diagrams. The block diagrams shall be as specified on figure 3. 3.5.4 Timing diagram. The timing diagram shall be as specified on

    25、figure 4. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Test conditions VI= VO(Typ)+

    26、1 V IO= 1 mA, EN = 0 V CO= 47 F -40C TJ 125C 2/ -55C TJ 125C 3 unless otherwise specified Device type Limits Unit Min Max Output voltage 4/ 6/ 1.5 V VO 5.0 V, TJ= 25C 01, 06, 11 VO TYP V 1.5 V VO 5.0 V 0.98 VO 1.02 VO 2.7 V VIN 5.0 V, TJ= 25C 02, 07 1.5 TYP 2.7 V VIN 5.0 V 1.470 1.530 2.8 V VIN 5.0

    27、V, TJ= 25C 03, 08 1.8 TYP 2.8 V VIN 5.0 V 1.764 1.836 3.5 V VIN 5.0 V, TJ= 25C 04, 09 2.5 TYP 3.5 V VIN 5.0 V 2.450 2.550 4.3 V VIN 5.0 V, TJ= 25C 05, 10 3.3 TYP 4.3 V VIN 5.0 V 3.234 3.366 Quiescent current (GND current) 4/ TJ= 25C, 3/ All 75 TYP A 3/ All 125 Output voltage line regulation (VO/VO)

    28、4/ 5/ VO+ 1 V VI 5.0 V, TJ= 25C All 0.01 TYP %/V VO+ 1 V VI 5.0 V 0.1 Load regulation 6/ All 1 TYP mV Output noise voltage BW = 300 Hz to 50 kHz, VO= 1.5 V, CO= 100 F, TJ= 25C 04, 09, 11 60 TYP Vrms Output current limit VO = 0 V All 4.5 A Thermal shutdown junction temperature All 150 TYP C Standby c

    29、urrent EN = VI , TJ = 25C, All 1 TYP A EN = VI 10 FB input current FB = 1.5 V 01, 06, 11 -1.0 1.0 A High level enable input voltage All 2.0 V Low level enable input voltage 0.7 V Power supply ripple rejection 5/ f = 100 Hz, CO= 100 F, TJ= 25C, IO= 2.0 A 4/ 60 TYP dB Reset Minimum input voltage for v

    30、alid RESET IO(RESET)= 300 A, V(RESET) 0.8V 01-05, 11 1.3 V Trip threshold voltage VOdecreasing 92 98 %VOHysteresis voltage Measured at VO0.5 TYP %VOOutput low voltage VI = 2.7 V, IO(RESET)= 1 mA 0.4 V Leakage current V(RESET)= 5 V 1.0 A RESET time out delay 100 TYP ms See notes at end of table. Prov

    31、ided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 6 TABLE I. Electrical performance characteristics - Continued. 1/ Test Test conditions VI= VO(Typ)+ 1

    32、V IO= 1 mA, EN = 0 V CO= 47 F -40C TJ 125C 2/ -55C TJ 125C 3 unless otherwise specified Device type Limits Unit Min Max PG Minimum input voltage for valid PG IO(PG)= 300 A , V(PG) 0.8 V 06 - 10 1.3 V Trip threshold voltage VOdecreasing 80 86 %VOHysteresis voltage Measured at VO0.5 TYP %VOOutput low

    33、voltage IO(PG)= 1 mA 0.4 V Leakage current V(PG)= 5 V 1 A Input current (EN ) EN = VIAll -1 1 A EN = 0 V -1 1 A High level EN input voltage All 2.0 V Low level EN input voltage All 0.7 V Dropout voltage (3.3 V Output) 7/ IO= 2.0 A, VI = 3.2 V, TJ= 25C All 210 TYP mV IO= 2.0 A, VI = 3.2 V 400 1/ Test

    34、ing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific pa

    35、rametric testing, product performance is assured by characterization and/or design. 2/ For device type 01 to 10 3/ For device type 11. 4/ Minimum IN operating voltage is 2.7 V or VO(Typ)+ 1V, whichever is greater. Maximum IN voltage 5.0 V. 5/ If VO 1.8 V then Vimin= 2.7 V, VImax= 5.0 V: Line Reg. (m

    36、V) = (%/V) x 100)V7.2V(VaxImOx 1000 If VO 2.5 V then VImin= VO+ 1 V, Vimax= 5.0 V. Line Reg. (mV) = (%/V) x ( )100)V1VV(VOaxImO+x 1000 6/ IO= 1 mA to 2.0 A. 7/ IN voltage equals VO(Typ) 100 mV; Device type 02, 03, 04, 06, 07 and 08 dropout voltage limited by input voltage range limitations ( i.e., d

    37、evice type 05 and 10 input voltage needs to drop to 3.2 V for purpose of this test). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 7 Case X Note

    38、s: 1. All linear dimensions are in millimeters. 2. This drawing is subject to change without notice. 3. Body dimensions do not include mold flash or protrusions. 4. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and t

    39、hermally connected to the backside of the die and possibly selected leads. 5. Falls within JEDEC MO-153. FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 1623

    40、6 DWG NO. V62/03635 REV B PAGE 8 Case X Millimeters Symbol Min Max A 1.20 A1 0.05 0.15 b 0.19 0.30 c 0.15 NOM D 6.40 6.60 E 4.30 4.500 E1 6.20 6.60 e 0.65 TYP L 0.50 0.75 FIGURE 1. Case outline - Continued. Terminal number Terminal symbol Terminal number Terminal symbol 1 GND/HEATSINK 11 GND/HEATSIN

    41、K 2 NC 12 NC 3 IN 13 NC 4 IN 14 NC 5 EN 15 NC 6 RESET or PG 1/ 16 NC 7 FB/SENSE 17 GND 8 OUTPUT 18 NC 9 OUTPUT 19 NC 10 GND/HEASINK 20 GND/HEATSINK 1/ PG is on the device types: 06-10 and RESET is on the device type 01-05. NC: No internal connection FIGURE 2. Terminal connections. Provided by IHSNot

    42、 for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 9 Functional block diagram adjustable version Functional block diagram fixed voltage version FIGURE 3. Block diagram

    43、s. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 10 RESET timing diagram NOTES: 1. Vresis the minimum input voltage for a valid RESET . The symb

    44、ol Vresis not currently listed within EIA or JEDEC standards for semiconductor symbology. 2. VIT - Trip voltage is typically 5% lower than the output voltage (95% VO) VIT-to VIT+is the hysteresis voltage. FIGURE 4. Timing diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted

    45、without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 11 PG timing diagram Notes: 1. VPGis the minimum input voltage for a valid PG. The symbol VPGis not currently listed within EIA or JEDEC standards for semiconductor sy

    46、mbology. 2. VIT-Trip voltage is typically 17 % lower than the output voltage (83% VO) VITto VIT+is the hysteresis voltage. FIGURE 4. Timing diagram - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS,

    47、 OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03635 REV B PAGE 12 4 VERIFICATION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturers standard commercial prac


    注意事项

    本文(DLA DSCC-VID-V62 03635 REV B-2012 MICROCIRCUIT LINEAR FAST-TRANSIENT-RESPONSE 2-A LOW DROPOUT VOLTAGE REGULATORS MONOLITHIC SILICON.pdf)为本站会员(eventdump275)主动上传,麦多课文档分享仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文档分享(点击联系客服),我们立即给予删除!




    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1 

    收起
    展开