欢迎来到麦多课文档分享! | 帮助中心 海量文档,免费浏览,给你所需,享你所想!
麦多课文档分享
全部分类
  • 标准规范>
  • 教学课件>
  • 考试资料>
  • 办公文档>
  • 学术论文>
  • 行业资料>
  • 易语言源码>
  • ImageVerifierCode 换一换
    首页 麦多课文档分享 > 资源分类 > PPT文档下载
    分享到微信 分享到微博 分享到QQ空间

    Audio ADC-DACsPrimer.ppt

    • 资源ID:378710       资源大小:1.28MB        全文页数:35页
    • 资源格式: PPT        下载积分:2000积分
    快捷下载 游客一键下载
    账号登录下载
    微信登录下载
    二维码
    微信扫一扫登录
    下载资源需要2000积分(如需开发票,请勿充值!)
    邮箱/手机:
    温馨提示:
    如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
    如需开发票,请勿充值!如填写123,账号就是123,密码也是123。
    支付方式: 支付宝扫码支付    微信扫码支付   
    验证码:   换一换

    加入VIP,交流精品资源
     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    Audio ADC-DACsPrimer.ppt

    1、Audio ADC/DACs Primer,David Hossack,2,Goals,Learn about a real world signal processing application There are hundreds of these in this room Also on DSP Board Learn about commercial considerations AskAgenda Start at actual A/D conversion Motivate sigma-delta modulator Motivate interpolation and decim

    2、ation filters Example filtersNo equations simple overviewAsk questions,3,Audio Codec on DSK,physically large package by todays standards,4,Analog/Digital Signal Conversion,Converting two things: Continuous Time Discrete Time Sampling Sample rate samples/s or “Hz” eg 44.1kHz or 48kHz Need clock for d

    3、iscrete time Concern on clock jitter at interface between discrete-to-continuous Continuous Value Discrete Value Quantization Number of levels or number of bits eg 16bit or 24bitThese conversions can happen separately Eg Switched capacitor DAC Digital (discrete time, discrete value) - analog, discre

    4、te time Continuous time, but still sampled - analog, continuous timeNot necessarily a one-to-one transformation between input samples and output samples,5,Typical Specs for Audio Converters,SNR measure of additive noise 90-120dB “A-weighted” Bandwidth 20-20kHz THD measure of errors at harmonics of i

    5、nput nonlinearity 80-110dBThese are “AC” Specs“Traditional” converter specs not appropriate Absolute accuracy Integral non-linearity Differential non-linearity Conversion Time,6,What does 100dB mean?,“CD quality” N= 16 bits = approx 6N + 2 = 98dB With assumptions regarding the signal and error pdfs

    6、Flat weighting, full bandwidth 1 part in 100000 0.001%Component matching on silicon 1% easy, with care : 0.1% 12 bits usually requires calibration or signal processing Need to be careful to determine how errors manifest For audio: Absolute accuracy is not important Linearity fairly important Noise v

    7、ery importantHard to design audio converter using only component matching Sigma-Delta Modulation is a signal processing method to solve this Introduces its own problems Oversampling Out of Band Noise Non-linear system that is hard to fully analyze,Errors Specs: Offset Gain Linearity Noise,7,Sigma De

    8、lta Modulation,Method for obtaining high resolution signal conversion without requiring high component matching Quantizes input to small number of levels Signal detail is preserved and obtaining by filteringRequires signal processing Requires oversampling, requires sample rate conversion filters ADC

    9、 decimation (downsampling with filtering) DAC interpolation (upsampling with filtering)Economics limited adoption until approx 1990 Moores law allowed the DSP implementation to be cost effectiveIn engineering, the “rules” and constraints are always changing Implementations have changed significantly

    10、 over the years,8,Almost all audio converters use Sigma Delta Modulation,Delta Sigma Sigma-Delta Other applications of Sigma-Delta Modulator Based Converters: Communications Cell Phones Quantizer Memoryless Non-Linear Function Loop Filter Quantization decisions affect future quantization decisions H

    11、as effect of making the quantizer behave more linearly Oversampling 128x typical 48kHz x 128 = 6.144MHzSigmaDelta Modulator Loop Loop Filter Coarse quantizer Quantization error are made to appear at high frequencies Desired signal is at low frequencies,9,One bit vs Multi-bit,In the one-bit D/A conve

    12、rter, clock jitter in the over sampling clock translates directly into D/A errors - causing gross errors, increasing noise and reducing the sound quality.,In a multibit sigma-delta made up of multiple two-level D/A converters, the D/A output looks more like an analog signal, making it less sensitive

    13、 to jitter and easier to filter.,10,Linear Signal Processing Model of SDM,Replace quantiser by a linear gain What gain value for two level quantizerNoise Transfer Function (NTF) The shape of the quantization noise Most of the energy is at high frequenciesSignal Transfer Function (STF) The transfer f

    14、unction from the input to the putput Can be flat (delay or no delay)See books, Matlab SDM Toolbox,11,Sigma-Delta DAC,Two Level DAC No matching problems Errors are gain, offsetHorrible out of band noise Non-linearities due to inter symbol interference and slew rate limitingMultilevel DACImplementatio

    15、ns Switched Capacitor Continuous amplitude, discrete time filter Current Source,12,Multi Level DAC,13,SDM DAC Stages,Digital Interpolation 2x Interpolator Upsample by 2 Halfband (FIR) Allpass based structure (IIR) 2x Interpolator Upsample by 2 Halfband (FIR) Allpass based structure (IIR) CIC Interpo

    16、lator Often Linear Interpolator Sinc2 Also need CIC compensation filterDigital Sigma Delta Modulator Digital Dynamic Element Matching Also designed using sigma-delta techniques Analog DAC,128x,1x 2x,2x 4x,4x 128x, 17 levels, 16 of 2 level,14,SDM ADC Stages,Analog Sigma Delta Modulator 2-17 Levels (1

    17、-16 decision thresholds) Digital Decimation CIC Down Sample by 32 Sinc4 2x Decimator Down Sample by 2 Halfband (FIR) Allpass based structure (IIR) 2x Decimator Down Sample by 2 Halfband (FIR) Allpass based structure (IIR) Also need CIC compensation filter,128x,128x 4x,4x 2x,2x 1x,15,CIC Filter,Recur

    18、sive Filter Structure yet FIR Pole / Zero Cancellation Need to use modulo arithmetic Efficient for Interpolation and Decimation Very good transfer function for large rate changes Interpolator images of signals near dc are suppressed Decimator frequencies that will alias to near DC suppressed Very si

    19、mple implementation,Graphic from wikipedia,16,Many diagrams taken from this paper:,17,18,19,20,Component Responses Continuous Coefficients,FIR1,FIR2,Sinc2,21,Digital Filter Implementation,Use CIC filters at higher sample rates Cost efficient structure for implementing restricted set of FIR filters U

    20、se FIR/IIR Filters at lower sample rates Exploit structural symmetries Eg Half band FIR interpolator uses input samples directly Eg Half-band or parallel all-pass filters Restricted responses Compensation required for CIC filters CIC often implemented flat FIR/IIR usually implemented by a simple DSP

    21、 engine Fixed program hardwired in logic Single multiplier or multiplier equivalent Eg Canonic Signed Digit / Signed Power of Two “multiplierless” Multiple channels implemented by single DSP engine Cost/Power important not on digital process Eg 0.35u or 0.18u rather than say 65nm or 45nm for analog

    22、reasons,22,23,24,25,Signal Processing Design and Optimization,Oversampling Rate for Analog Converter Number of levels for Analog Converter Filter architecture Number of Stages Type (CIC/FIR/IIR) of stage Limit Memory Requirement Limit Coefficient Wordlength or number of CSD/SPT terms Affects filter

    23、response 16 bit typical Limit Data Wordlength requirement Affects SNR, quantization effects 20-24 bit typical No floating point!,26,Signed Power of Two Coefficients,Digitally “easy” coefficients 0 +1, -1 +1/2, -1/2 +1/4, -1/4 Sums of these Eg +1/2 1/16 + 1/128Compare with Booth encoding used in mult

    24、ipliers Only need a fixed set of coefficients Less general opportunity to optimize,27,28,A very simple DSP,One FIR tap calculated per clock cycle - Already have higher clock rate available,Twos complement or SPT,24 bit Twos complement,24 bit Twos complement,24 bit Twos complement,29,Component Respon

    25、ses Continuous Coefficients,FIR1,FIR2,Sinc2,30,Full Response with Continuous Coefficients,31,Full Response with SPT Coefficients,32,33,Gentler Frequency Response Requires higher sampling rate,34,Summary,Audio ADC and DAC is a rich example of real world signal processingSystem / Architectural Level Design Use digital technology to overcome weaknesses in analogFilter Architectural Design CIC vs FIR vs IIRFilter Optimization Structure Word lengths of coefficients and data,35,Presented By: David Hossack,Analog Devices, Inc. 804 Woburn Street Wilmington MA ,


    注意事项

    本文(Audio ADC-DACsPrimer.ppt)为本站会员(ownview251)主动上传,麦多课文档分享仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文档分享(点击联系客服),我们立即给予删除!




    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1 

    收起
    展开